{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:16Z","timestamp":1750307536754,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629435.1629475","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"287-294","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Cycle count accurate memory modeling in system level design"],"prefix":"10.1145","author":[{"given":"Yi-Len","family":"Lo","sequence":"first","affiliation":[{"name":"National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc"}]},{"given":"Mao-Lin","family":"Li","sequence":"additional","affiliation":[{"name":"National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc"}]},{"given":"Ren-Song","family":"Tsay","sequence":"additional","affiliation":[{"name":"National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996603"},{"key":"e_1_3_2_1_2_1","unstructured":"Debussy: http:\/\/www.springsoft.com.tw\/ Debussy: http:\/\/www.springsoft.com.tw\/"},{"key":"e_1_3_2_1_3_1","unstructured":"SimpleScalar: http:\/\/www.simplescalar.com\/ SimpleScalar: http:\/\/www.simplescalar.com\/"},{"key":"e_1_3_2_1_4_1","unstructured":"Simple memory simulation: http:\/\/www.cse.buffalo.edu\/~hzgirgis\/memorySimulator\/memorySimulator.html Simple memory simulation: http:\/\/www.cse.buffalo.edu\/~hzgirgis\/memorySimulator\/memorySimulator.html"},{"key":"e_1_3_2_1_5_1","first-page":"70","volume-title":"Conf. on VLSI Design","author":"Mishra P.","year":"2001"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2007.21"},{"key":"e_1_3_2_1_8_1","unstructured":"J. Edler and M. D. Hill. Dinero IV Trace-Driven uniprocessor Cache Simulator. http:\/\/www.neci.nj.nec.com\/homepages\/homepages\/edler\/d4\/ 1998 J. Edler and M. D. Hill. Dinero IV Trace-Driven uniprocessor Cache Simulator. http:\/\/www.neci.nj.nec.com\/homepages\/homepages\/edler\/d4\/ 1998"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882639"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065611"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2006.66"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Braun G. Wieferink A. Schliebusch O. Leupers R. and Meyr H.: \"Processor\/memory co-exploration on multiple abstraction levels \" in Proceedings of Design Automation&Test in Europe (DATE) pp. 966--971 2003 Braun G. Wieferink A. Schliebusch O. Leupers R. and Meyr H.: \"Processor\/memory co-exploration on multiple abstraction levels \" in Proceedings of Design Automation&Test in Europe (DATE) pp. 966--971 2003","DOI":"10.1109\/DATE.2003.1253730"},{"key":"e_1_3_2_1_14_1","first-page":"282","article-title":"the impact of Recent DRAM Architectures on Embedded Systems Performance","volume":"26","author":"Cries M.","year":"2000","journal-title":"EUROMICR"},{"key":"e_1_3_2_1_15_1","first-page":"558","article-title":"Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model","author":"Lo C. K.","year":"2009","journal-title":"Proceedings of ASPDAC"}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 7th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629475","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629435.1629475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:19Z","timestamp":1750249399000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629475"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":15,"alternative-id":["10.1145\/1629435.1629475","10.1145\/1629435"],"URL":"https:\/\/doi.org\/10.1145\/1629435.1629475","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}