{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:14Z","timestamp":1750307534833,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1629975","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"232-237","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Trace-driven workload simulation method for Multiprocessor System-On-Chips"],"prefix":"10.1145","author":[{"given":"Tsuyoshi","family":"Isshiki","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Dongju","family":"Li","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Hiroaki","family":"Kunieda","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Toshio","family":"Isomura","sequence":"additional","affiliation":[{"name":"Toyota Motor Corporation, Toyota, Japan"}]},{"given":"Kazuo","family":"Satou","sequence":"additional","affiliation":[{"name":"Toyota Motor Corporation, Toyota, Japan"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.121"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513927"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776026"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/INTERA.2004.1299511"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289837"},{"key":"e_1_3_2_1_8_1","first-page":"167","volume-title":"Proc. HLDVT'00","author":"Lazarescu M. T.","year":"2000","unstructured":"M. T. Lazarescu , J. R. Bammi , E. Harcourt , L. Lavagno , M. Lajolo , Compilation-based Software Performance Estimation for System Level Design , In Proc. HLDVT'00 , pp. 167 -- 172 , 2000 . M. T. Lazarescu, J. R. Bammi, E. Harcourt, L. Lavagno, M. Lajolo, Compilation-based Software Performance Estimation for System Level Design, In Proc. HLDVT'00, pp. 167--172, 2000."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391543"},{"key":"e_1_3_2_1_10_1","first-page":"129","volume-title":"Proc. ISCAS '04","author":"Chang N. Y.","year":"2004","unstructured":"N. Y. Chang , K. B. Lee and C. W. Jen . Trace-path Analysis and Performance Estimation for Multimedia Application in Embedded Systems . In Proc. ISCAS '04 , vol. II , pp. 129 -- 132 , 2004 . N. Y. Chang, K. B. Lee and C. W. Jen. Trace-path Analysis and Performance Estimation for Multimedia Application in Embedded Systems. In Proc. ISCAS '04, vol. II, pp. 129--132, 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/938433.938530"},{"key":"e_1_3_2_1_12_1","first-page":"82","volume-title":"Network-on-chip Modeling for System-level Multiprocessor Simulation. In Proc. 24th RTSS03","year":"2003","unstructured":"Jan Madsen et al . Network-on-chip Modeling for System-level Multiprocessor Simulation. In Proc. 24th RTSS03 , pp. 82 -- 92 , 2003 . Jan Madsen et al. Network-on-chip Modeling for System-level Multiprocessor Simulation. In Proc. 24th RTSS03, pp. 82--92, 2003."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514136"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131607"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403442"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178258"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.7.1748"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.4.1185"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391663"}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1629975","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1629975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1629975"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":19,"alternative-id":["10.1145\/1629911.1629975","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1629975","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}