{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:26:29Z","timestamp":1758893189367,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1629978","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"244-249","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Evaluating design trade-offs in customizable processors"],"prefix":"10.1145","author":[{"given":"Unmesh D.","family":"Bordoloi","sequence":"first","affiliation":[{"name":"Verimag Labs, France"}]},{"given":"Huynh Phung","family":"Huynh","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Samarjit","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"TU Munich, Germany"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/371636.371677"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/775832.775897"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/REAL.1990.128746"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/ICCAD.2003.86"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/956417.956538"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/968280.968307"},{"key":"e_1_3_2_1_7_1","volume-title":"Multi-Objective Optimization Using Evolutionary Algorithms","author":"Deb K.","year":"2001","unstructured":"K. Deb . Multi-Objective Optimization Using Evolutionary Algorithms . John Wiley &Sons, 2001 . K. Deb. Multi-Objective Optimization Using Evolutionary Algorithms. John Wiley&Sons, 2001."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_9_1","volume-title":"DATE","author":"Huynh H. P.","year":"2007","unstructured":"H. P. Huynh and T. Mitra . Instruction-set customization for real-time systems . In DATE , 2007 . H. P. Huynh and T. Mitra. Instruction-set customization for real-time systems. In DATE, 2007."},{"key":"e_1_3_2_1_10_1","volume-title":"MICRO","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-Smith . Mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems . In MICRO , 1997 . C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems. In MICRO, 1997."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/774572.774668"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/321738.321743"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.5555\/795666.796569"},{"unstructured":"F. Stappert. WCET benchmarks. http:\/\/www.c-lab.de\/home\/en\/download.html.  F. Stappert. WCET benchmarks. http:\/\/www.c-lab.de\/home\/en\/download.html.","key":"e_1_3_2_1_14_1"},{"unstructured":"Tensilica - XPRES Compiler - Optimized Hardware Directly from C. www.tensilica.com\/products\/devtools\/hw_dev\/xpres\/.  Tensilica - XPRES Compiler - Optimized Hardware Directly from C. www.tensilica.com\/products\/devtools\/hw_dev\/xpres\/.","key":"e_1_3_2_1_15_1"},{"unstructured":"Trimaran: An infrastructure for research in backend compilation and architecture exploration. http:\/\/www.trimaran.org.  Trimaran: An infrastructure for research in backend compilation and architecture exploration. http:\/\/www.trimaran.org.","key":"e_1_3_2_1_16_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1023833.1023844"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/1084834.1084879"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"acronym":"DAC '09","name":"DAC '09: The 46th Annual Design Automation Conference 2009","location":"San Francisco California"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1629978","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1629978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1629978"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":18,"alternative-id":["10.1145\/1629911.1629978","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1629978","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}