{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T00:40:06Z","timestamp":1776127206342,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 97-2221-E-002-237-MY3NSC 96-2628-E-002-248-MY3NSC 96-2628-E-002-249-MY3NSC 096-2917-I-002-120"],"award-info":[{"award-number":["NSC 97-2221-E-002-237-MY3NSC 96-2628-E-002-248-MY3NSC 96-2628-E-002-249-MY3NSC 096-2917-I-002-120"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0701821"],"award-info":[{"award-number":["CCF-0701821"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630002","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"336-339","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":36,"title":["Flip-chip routing with unified area-I\/O pad assignments for package-board co-design"],"prefix":"10.1145","author":[{"given":"Jia-Wei","family":"Fang","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan and University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Network Flows: Theory, Algorithms, and Application","author":"Ahuja R. K.","year":"1993","unstructured":"R. K. Ahuja , T. L. Magnanti , and J. B. Orlin , Network Flows: Theory, Algorithms, and Application , Prentice Hall , 1993 . R. K. Ahuja, T. L. Magnanti, and J. B. Orlin, Network Flows: Theory, Algorithms, and Application, Prentice Hall, 1993."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278633"},{"key":"e_1_3_2_1_3_1","first-page":"518","volume-title":"of ICCAD","author":"Fang J.-W.","year":"2008","unstructured":"J.-W. Fang and Y.-W. Chang , \"Area I\/ O flip-chip routing algorithm for chip-package co-design,\" Proc. of ICCAD , pp. 518 -- 522 , 2008 . J.-W. Fang and Y.-W. Chang, \"Area I\/O flip-chip routing algorithm for chip-package co-design,\" Proc. of ICCAD, pp. 518--522, 2008."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-1098-6","volume-title":"Computational Geometry: An Introduction","author":"Preparata F. P.","year":"1985","unstructured":"F. P. Preparata and M. I. Shamos , Computational Geometry: An Introduction , Springer , 1985 . F. P. Preparata and M. I. Shamos, Computational Geometry: An Introduction, Springer, 1985."},{"key":"e_1_3_2_1_5_1","unstructured":"UMC \"0.13μm flip-chip layout guideline \" p. 6 2004.  UMC \"0.13μm flip-chip layout guideline \" p. 6 2004."},{"key":"e_1_3_2_1_6_1","first-page":"668","volume-title":"of ICCAD","author":"Yu M.-F.","year":"1996","unstructured":"M.-F. Yu , J. Darnauer and W.-M. Dai , \"Interchangeable pin rouing with application to package layout,\" Proc. of ICCAD , pp. 668 -- 673 , 1996 . M.-F. Yu, J. Darnauer and W.-M. Dai, \"Interchangeable pin rouing with application to package layout,\" Proc. of ICCAD, pp. 668--673, 1996."}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","location":"San Francisco California","acronym":"DAC '09","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"]},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630002","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630002"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":6,"alternative-id":["10.1145\/1629911.1630002","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630002","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}