{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:15Z","timestamp":1750307535098,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630007","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"358-363","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Online cache state dumping for processor debug"],"prefix":"10.1145","author":[{"given":"Anant","family":"Vishnoi","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"June","author":"Alameldeen A. R.","year":"2004","unstructured":"A. R. Alameldeen and D. A. Wood , \" Adaptive cache compression for high-performance processors,\" in ISCA , June 2004 . A. R. Alameldeen and D. A. Wood, \"Adaptive cache compression for high-performance processors,\" in ISCA, June 2004."},{"key":"e_1_3_2_1_3_1","article-title":"Selective cache ways: On-demand cache resource allocation","volume":"2","author":"Albonesi D. H.","year":"2000","unstructured":"D. H. Albonesi , \" Selective cache ways: On-demand cache resource allocation ,\" in J. Instruction-Level Parallelism , vol. 2 , 2000 . D. H. Albonesi, \"Selective cache ways: On-demand cache resource allocation,\" in J. Instruction-Level Parallelism, vol. 2, 2000.","journal-title":"J. Instruction-Level Parallelism"},{"key":"e_1_3_2_1_4_1","volume-title":"April","author":"Anis E.","year":"2007","unstructured":"E. Anis and N. Nicolici , \" Low cost debug architecture using lossy compression for silicon debug,\" in DATE , April 2007 . E. Anis and N. Nicolici, \"Low cost debug architecture using lossy compression for silicon debug,\" in DATE, April 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.38"},{"key":"e_1_3_2_1_7_1","unstructured":"J. Edler and M. Hill \"Dinero IV Trace-Driven Uniprocessor Cache Simulator.\" http:\/\/www.cs.wisc.edu\/markhill\/DineroIV\/.  J. Edler and M. Hill \"Dinero IV Trace-Driven Uniprocessor Cache Simulator.\" http:\/\/www.cs.wisc.edu\/markhill\/DineroIV\/."},{"key":"e_1_3_2_1_8_1","volume-title":"November","author":"Fang H.","year":"2007","unstructured":"H. Fang , C. Tong , B. Yao , X. Song , and X. Cheng , \" CacheCompress: a novel approach for test data compression with cache for IP embedded cores,\" in ICCAD , November 2007 . H. Fang, C. Tong, B. Yao, X. Song, and X. Cheng, \"CacheCompress: a novel approach for test data compression with cache for IP embedded cores,\" in ICCAD, November 2007."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146915"},{"key":"e_1_3_2_1_10_1","volume-title":"September","author":"Kjelso M.","year":"1996","unstructured":"M. Kjelso , M. Gooch , and S. Jones , \" Design and Performance of a Main Memory Hardware Data Compressor,\" in 22nd EUROMICRO , September 1996 . M. Kjelso, M. Gooch, and S. Jones, \"Design and Performance of a Main Memory Hardware Data Compressor,\" in 22nd EUROMICRO, September 1996."},{"key":"e_1_3_2_1_11_1","unstructured":"J.-S. Lee W.-K. Hong and S.-D. Kim \"Design and evaluation of a selective compressed memory system \" in ICCD October 1999.  J.-S. Lee W.-K. Hong and S.-D. Kim \"Design and evaluation of a selective compressed memory system \" in ICCD October 1999."},{"key":"e_1_3_2_1_12_1","volume-title":"September","author":"Lekatsas H.","year":"2000","unstructured":"H. Lekatsas , J. Henkel , and W. Wolf , \" A decompression architecture for low power embedded systems,\" in ICCD , September 2000 . H. Lekatsas, J. Henkel, and W. Wolf, \"A decompression architecture for low power embedded systems,\" in ICCD, September 2000."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391569"},{"key":"e_1_3_2_1_14_1","volume-title":"August","author":"Shivakumar P.","year":"2001","unstructured":"P. Shivakumar and N. Jouppi , \" CACTI 3.0: An integrated cache timing, power and area model,\" WRL Research Rep ., August 2001 . P. Shivakumar and N. Jouppi, \"CACTI 3.0: An integrated cache timing, power and area model,\" WRL Research Rep., August 2001."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996708"},{"key":"e_1_3_2_1_16_1","volume-title":"DATE","author":"Vishnoi A.","year":"2009","unstructured":"A. Vishnoi , P. R. Panda , and M. Balakrishnan , \" Cache aware compression for processor debug support \", in DATE , April 2009 . A. Vishnoi, P. R. Panda, and M. Balakrishnan, \"Cache aware compression for processor debug support\", in DATE, April 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751878"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659158"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061270"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630007","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630007"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":18,"alternative-id":["10.1145\/1629911.1630007","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630007","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}