{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:14Z","timestamp":1750307534850,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0746850"],"award-info":[{"award-number":["CCF-0746850"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630015","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"390-395","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Timing-driven optimization using lookahead logic circuits"],"prefix":"10.1145","author":[{"given":"Mihir","family":"Choudhury","sequence":"first","affiliation":[{"name":"Rice University, Houston"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[{"name":"Rice University, Houston"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"282","volume-title":"Intl. Conference Computer-aided Design","author":"Singh K.","year":"1988","unstructured":"K. Singh optimization of combinational logic,\" in Proc . Intl. Conference Computer-aided Design , pp. 282 -- 285 , 1988 . K. Singh et al., \"Timing optimization of combinational logic,\" in Proc. Intl. Conference Computer-aided Design, pp. 282--285, 1988."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112064"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185226"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.75626"},{"key":"e_1_3_2_1_5_1","first-page":"188","volume-title":"Intl. Conference Computer-aided Design","author":"Touati H.","year":"1991","unstructured":"H. Touati optimization of combinational logic circuits by clustering and partial collapsing,\" in Proc . Intl. Conference Computer-aided Design , pp. 188 -- 191 , 1991 . H. Touati et al., \"Delay optimization of combinational logic circuits by clustering and partial collapsing,\" in Proc. Intl. Conference Computer-aided Design, pp. 188--191, 1991."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.105253"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196448"},{"key":"e_1_3_2_1_8_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"de Micheli G.","year":"1994","unstructured":"G. de Micheli , Synthesis and Optimization of Digital Circuits . McGraw-Hill , 1994 . G. de Micheli, Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994."},{"key":"e_1_3_2_1_9_1","volume-title":"Multi-level logic optimization,\" in Logic synthesis and verification","author":"Fujita M.","year":"2002","unstructured":"M. Fujita , \" Multi-level logic optimization,\" in Logic synthesis and verification (S. Hassoun, T. Sasao, and R. K. Brayton, eds.), ch. 2, Kluwer Academic Publishers , Boston, MA , 2002 . M. Fujita et al., \"Multi-level logic optimization,\" in Logic synthesis and verification (S. Hassoun, T. Sasao, and R. K. Brayton, eds.), ch. 2, Kluwer Academic Publishers, Boston, MA, 2002."},{"key":"e_1_3_2_1_10_1","volume-title":"Trees, Hypercubes","author":"Leighton F.","year":"1991","unstructured":"F. Leighton , Introduction to Parallel Algorithms and Architectures: Arrays , Trees, Hypercubes . Morgan Kaufmann Publishers , 1991 . F. Leighton, Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes. Morgan Kaufmann Publishers, 1991."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","DOI":"10.1093\/oso\/9780195088496.001.0001","volume-title":"Parallel Computing Using the Prefix Problem","author":"Lakshmivarahan S.","year":"1994","unstructured":"S. Lakshmivarahan and S. K. Dhall , Parallel Computing Using the Prefix Problem . Oxford University Press , 1994 . S. Lakshmivarahan and S. K. Dhall, Parallel Computing Using the Prefix Problem. Oxford University Press, 1994."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.511577"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008635324476"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"e_1_3_2_1_15_1","first-page":"746","volume-title":"Conference on ASIC","author":"Wu D.","year":"2005","unstructured":"D. Wu : A folded logic synthesis system,\" in Intl . Conference on ASIC , pp. 746 -- 751 , 2005 . D. Wu et al., \"FBDD: A folded logic synthesis system,\" in Intl. Conference on ASIC, pp. 746--751, 2005."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"e_1_3_2_1_17_1","unstructured":"\"ABC Logic synthesis tool.\" Please visit the URL http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/ for further details.  \"ABC Logic synthesis tool.\" Please visit the URL http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/ for further details."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795120"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278721"}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630015","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630015"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":20,"alternative-id":["10.1145\/1629911.1630015","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630015","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}