{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:15Z","timestamp":1750307535747,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-05-1-0282"],"award-info":[{"award-number":["FA8750-05-1-0282"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630043","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"508-513","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Improving testability and soft-error resilience through retiming"],"prefix":"10.1145","author":[{"given":"Smita","family":"Krishnaswamy","sequence":"first","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"Seamless Integration of SER in Rewiring-based Design Space Exploration","author":"Almukhaizim S.","year":"2006","unstructured":"S. Almukhaizim , Y. Makris , , \" Seamless Integration of SER in Rewiring-based Design Space Exploration ,\" ITC , 2006 , pp. 1 -- 9 . S. Almukhaizim, Y. Makris, et al., \"Seamless Integration of SER in Rewiring-based Design Space Exploration,\" ITC, 2006, pp. 1--9.","journal-title":"ITC"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_3_1","first-page":"43","article-title":"Upset Hardened Memory Design for Submicron CMOS Technology","author":"Calin T.","year":"1996","unstructured":"T. Calin , M. Nicolaidis , R. Velaco , \" Upset Hardened Memory Design for Submicron CMOS Technology ,\" IEEE Trans. Nucl. Sci. , Dec. 1996 , vol. 43 , pp. 2874--2878. T. Calin, M. Nicolaidis, R. Velaco, \"Upset Hardened Memory Design for Submicron CMOS Technology,\" IEEE Trans. Nucl. Sci., Dec. 1996, vol. 43, pp. 2874--2878.","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"e_1_3_2_1_4_1","first-page":"260","article-title":"Does Retiming Affect Redundancy in Sequential Circuits?","author":"Das D. K.","year":"1996","unstructured":"D. K. Das , B. B. Bhattacharya , \" Does Retiming Affect Redundancy in Sequential Circuits? ,\" VLSID , 1996 , pp. 260 -- 263 . D. K. Das, B. B. Bhattacharya, \"Does Retiming Affect Redundancy in Sequential Circuits?,\" VLSID, 1996, pp. 260--263.","journal-title":"VLSID"},{"key":"e_1_3_2_1_5_1","first-page":"28","article-title":"Retiming Sequential Circuits to Enhance Testability","volume":"25","author":"Dey S.","year":"1994","unstructured":"S. Dey , S. T. Chakradhar , \" Retiming Sequential Circuits to Enhance Testability ,\" VTS , 1994 , 25 -- 28 . S. Dey, S. T. Chakradhar, \"Retiming Sequential Circuits to Enhance Testability,\" VTS, 1994, 25--28.","journal-title":"VTS"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.13"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552081"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0225"},{"key":"e_1_3_2_1_9_1","unstructured":"ILOG CPLEX: http:\/\/www.ilog.com\/products\/cplex  ILOG CPLEX: http:\/\/www.ilog.com\/products\/cplex"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"e_1_3_2_1_11_1","first-page":"149","article-title":"Enhancing Design Robustness with Reliability-aware Resynthesis and Logic Simulation","author":"Krishnaswamy S.","year":"2007","unstructured":"S. Krishnaswamy , S. M. Plaza , I. L. Markov , J. P. Hayes , \" Enhancing Design Robustness with Reliability-aware Resynthesis and Logic Simulation ,\" ICCAD , 2007 , pp. 149 -- 154 . S. Krishnaswamy, S. M. Plaza, I. L. Markov, J. P. Hayes, \"Enhancing Design Robustness with Reliability-aware Resynthesis and Logic Simulation,\" ICCAD, 2007, pp. 149--154.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917591"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.68"},{"key":"e_1_3_2_1_15_1","first-page":"433","article-title":"Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits","author":"Mohanram K.","year":"2003","unstructured":"K. Mohanram , N. A. Touba , \" Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits ,\" DFT , 2003 , pp. 433 -- 440 . K. Mohanram, N. A. Touba, \"Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits,\" DFT, 2003, pp. 433--440.","journal-title":"DFT"},{"key":"e_1_3_2_1_16_1","first-page":"86","article-title":"Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies","author":"Nicolaidis M.","year":"1999","unstructured":"M. Nicolaidis , \" Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies ,\" VTS , 1999 , pp. 86 -- 94 . M. Nicolaidis, \"Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies,\" VTS, 1999, pp. 86--94.","journal-title":"VTS"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358021"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.909845"},{"key":"e_1_3_2_1_19_1","first-page":"389","volume-title":"DSN","author":"Shivakumar P.","year":"2002","unstructured":"P. Shivakumar , M. Kistler , DSN 2002 , pp. 389 -- 398 . P. Shivakumar, M. Kistler, et al., \"Modeling the Effect of Technology Trends on Soft Error Rate of Combinational Logic\" DSN 2002, pp. 389--398."},{"key":"e_1_3_2_1_20_1","first-page":"33","article-title":"Synthesis for Testability by Sequential Redundancy Removal using Retiming","author":"Yotsuyanagi H.","year":"1995","unstructured":"H. Yotsuyanagi , S. Kajihara , K. Kinoshita , \" Synthesis for Testability by Sequential Redundancy Removal using Retiming ,\" Fault-Tolerant Computing , 1995 , pp. 33 -- 40 . H. Yotsuyanagi, S. Kajihara, K. Kinoshita, \"Synthesis for Testability by Sequential Redundancy Removal using Retiming,\" Fault-Tolerant Computing, 1995, pp. 33--40.","journal-title":"Fault-Tolerant Computing"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630043","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630043"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":21,"alternative-id":["10.1145\/1629911.1630043","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630043","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}