{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:14Z","timestamp":1750307534577,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630062","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"587-592","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["No cache-coherence"],"prefix":"10.1145","author":[{"given":"Shu-Hsuan","family":"Chou","sequence":"first","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Chien-Chih","family":"Chen","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Chi-Neng","family":"Wen","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Yi-Chao","family":"Chan","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Tien-Fu","family":"Chen","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Chao-Ching","family":"Wang","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Jinn-Shyan","family":"Wang","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.3"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297678"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"e_1_3_2_1_10_1","unstructured":"CACTI\n  : An Integrated Cache Timing Power and Area Model http:\/\/www.ece.ubc.ca\/~stevew\/cacti\/  CACTI: An Integrated Cache Timing Power and Area Model http:\/\/www.ece.ubc.ca\/~stevew\/cacti\/"},{"key":"e_1_3_2_1_11_1","volume-title":"The Augmint multiprocessor simulation toolkit for Intel x86 architectures. In procs of Computer Design: VLSI in Computers and Processors","author":"Nguyen A.-T.","year":"1996","unstructured":"Nguyen , A.-T. ; Michael , M. ; Sharma , A. ; Torrellas , J. The Augmint multiprocessor simulation toolkit for Intel x86 architectures. In procs of Computer Design: VLSI in Computers and Processors , 1996 . Nguyen, A.-T.; Michael, M.; Sharma, A.; Torrellas, J. The Augmint multiprocessor simulation toolkit for Intel x86 architectures. In procs of Computer Design: VLSI in Computers and Processors, 1996."}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630062","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630062"}},"subtitle":["a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips"],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":11,"alternative-id":["10.1145\/1629911.1630062","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630062","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}