{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:14Z","timestamp":1750307534745,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630068","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"611-612","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Serial reconfigurable mismatch-tolerant clock distribution"],"prefix":"10.1145","author":[{"given":"Atanu","family":"Chattopadhyay","sequence":"first","affiliation":[{"name":"McGill University, Montreal, Quebec, Canada"}]},{"given":"Zeljko","family":"Zilic","sequence":"additional","affiliation":[{"name":"McGill University, Montreal, Quebec, Canada"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693024"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19951362"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382651"},{"key":"e_1_3_2_1_4_1","volume-title":"ISCAS","author":"Chattopadhyay A.","year":"2007","unstructured":"A. Chattopadhyay and Z. Zilic , \" Reconfigurable clock distribution circuitry,\" Proc . ISCAS 2007 , 877--880. A. Chattopadhyay and Z. Zilic, \"Reconfigurable clock distribution circuitry,\" Proc. ISCAS 2007, 877--880."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"e_1_3_2_1_7_1","first-page":"466","volume-title":"ISCAS","author":"Linares-Barranco B.","year":"1998","unstructured":"B. Linares-Barranco and T. Serrano-Gotarredona , \" Cheap and easy systematic CMOS transistor mismatch characterization,\" Proc . ISCAS 1998 , pp. 466 -- 469 . B. Linares-Barranco and T. Serrano-Gotarredona, \"Cheap and easy systematic CMOS transistor mismatch characterization,\" Proc. ISCAS 1998, pp. 466--469."}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630068","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:16Z","timestamp":1750249396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630068"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":6,"alternative-id":["10.1145\/1629911.1630068","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630068","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}