{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:18Z","timestamp":1750307538216,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630077","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"627-630","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Debugging from high level down to gate level"],"prefix":"10.1145","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[{"name":"University of Tokyo and CREST, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshihisa","family":"Kojima","sequence":"additional","affiliation":[{"name":"University of Tokyo and CREST, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"additional","affiliation":[{"name":"University of Tokyo and CREST, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"e_1_3_2_1_2_1","unstructured":"SystemC: http:\/\/www.systemc.org\/  SystemC: http:\/\/www.systemc.org\/"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/77606.77608"},{"issue":"13","key":"e_1_3_2_1_4_1","first-page":"1972","volume":"13","author":"Sasaki S.","year":"2007","unstructured":"S. Sasaki , T. Nishihara , D. Ando , M. Fujita , \"Hardware\/ Software Co-design and Verification Methodology from System Level Based on System Dependence Graph ,\" Journal of Universal Computer Science , Vol. 13 , No. 13 , pp. 1972 -- 2001 , 2007 . S. Sasaki, T. Nishihara, D. Ando, M. Fujita, \"Hardware\/Software Co-design and Verification Methodology from System Level Based on System Dependence Graph,\" Journal of Universal Computer Science, Vol. 13, No. 13, pp. 1972--2001, 2007.","journal-title":"Journal of Universal Computer Science"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"S. Safarpour A. Veneris \"Abstraction and Refinement Techniques in Automated Design Debugging \" DATE 2007.   S. Safarpour A. Veneris \"Abstraction and Refinement Techniques in Automated Design Debugging \" DATE 2007.","DOI":"10.1109\/DATE.2007.364455"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"M. Fujita \"Trends in Formal Verification Techniques for C-based Hardware Designs \" IPSJ Transactions on System LSI Design Methodology (TSLDM) Vol. 2 February 2009.  M. Fujita \"Trends in Formal Verification Techniques for C-based Hardware Designs \" IPSJ Transactions on System LSI Design Methodology (TSLDM) Vol. 2 February 2009.","DOI":"10.2197\/ipsjtsldm.2.2"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.62"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1081706.1081750"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S. Shyam V. Bertacco \"Distance-Guided Hybrid Verification with GUIDO\" DATE 2006.   S. Shyam V. Bertacco \"Distance-Guided Hybrid Verification with GUIDO\" DATE 2006.","DOI":"10.1109\/HLDVT.2006.319979"},{"key":"e_1_3_2_1_10_1","unstructured":"C. R. Ho M. Theobald B. Batson J. P. Grossman S. C. Wang J. Gagliardo M. M. Deneroff R. O. Dror D. E. Shaw \"Post-Silicon Debug Using Formal Verification Waypoints \" DV-Con 2009.  C. R. Ho M. Theobald B. Batson J. P. Grossman S. C. Wang J. Gagliardo M. M. Deneroff R. O. Dror D. E. Shaw \"Post-Silicon Debug Using Formal Verification Waypoints \" DV-Con 2009."},{"key":"e_1_3_2_1_11_1","unstructured":"N. Bombieri F. Fummi G. Pravadelli \"A methodology for abstracting RTL designs into TL descriptions \" Formal Methods and Models for Co-Design 2006.  N. Bombieri F. Fummi G. Pravadelli \"A methodology for abstracting RTL designs into TL descriptions \" Formal Methods and Models for Co-Design 2006."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/587051.587053"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357999"}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630077","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:21Z","timestamp":1750249401000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630077"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":13,"alternative-id":["10.1145\/1629911.1630077","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630077","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}