{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:14Z","timestamp":1763467934941,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CCF-0702761CNS-0347941CNS-0720820CNS-0720691"],"award-info":[{"award-number":["CCF-0702761CNS-0347941CNS-0720820CNS-0720691"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0702761CNS-0347941CNS-0720820CNS-0720691"],"award-info":[{"award-number":["CCF-0702761CNS-0347941CNS-0720820CNS-0720691"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2007-HJ-15932007-TJ-1589"],"award-info":[{"award-number":["2007-HJ-15932007-TJ-1589"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630092","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"694-697","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Process variation characterization of chip-level multiprocessors"],"prefix":"10.1145","author":[{"given":"Lide","family":"Zhang","sequence":"first","affiliation":[{"name":"Northwestern University, Evanston, IL"}]},{"given":"Lan S.","family":"Bai","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Robert P.","family":"Dick","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"University of Colorado, Boulder, CO"}]},{"given":"Russ","family":"Joseph","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.40"},{"key":"e_1_3_2_1_4_1","volume-title":"The Analytical Theory of Heat","author":"Fourier J.","year":"1822","unstructured":"J. Fourier , The Analytical Theory of Heat , 1822 . J. Fourier, The Analytical Theory of Heat, 1822."},{"key":"e_1_3_2_1_5_1","unstructured":"\"BSIM4 \" http:\/\/www-device.eecs.berkeley.edu\/~bsim4\/bsim4.html.  \"BSIM4 \" http:\/\/www-device.eecs.berkeley.edu\/~bsim4\/bsim4.html."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280917"},{"key":"e_1_3_2_1_7_1","first-page":"304","volume-title":"Int. Solid-State Circuits Conf.","author":"Poirier C.","year":"2005","unstructured":"C. Poirier , and temperature control on a 90 nm Itanium--family processor,\" in Proc . Int. Solid-State Circuits Conf. , Feb. 2005 , pp. 304 -- 305 . C. Poirier, et al., \"Power and temperature control on a 90 nm Itanium--family processor,\" in Proc. Int. Solid-State Circuits Conf., Feb. 2005, pp. 304--305."},{"key":"e_1_3_2_1_8_1","unstructured":"\"Core 2 Quad and Duo temperature guide \" http:\/\/www.tomshardware.com\/forum\/221745-29-core-quad-temperature-guide.  \"Core 2 Quad and Duo temperature guide \" http:\/\/www.tomshardware.com\/forum\/221745-29-core-quad-temperature-guide."},{"key":"e_1_3_2_1_9_1","first-page":"21.12","volume-title":"Ed. CRC Press","author":"Keshavarzi A.","year":"2007","unstructured":"A. Keshavarzi , \"Technology scaling and low-power circuit design,\" in The VLSI Handbook, W.-K. Chen , Ed. CRC Press , 2007 , ch. 21, p. 21.12 . A. Keshavarzi, \"Technology scaling and low-power circuit design,\" in The VLSI Handbook, W.-K. Chen, Ed. CRC Press, 2007, ch. 21, p. 21.12."},{"key":"e_1_3_2_1_10_1","unstructured":"\"CPLEX \" ILOG Inc. http:\/\/www.ilog.com\/products\/cplex.  \"CPLEX \" ILOG Inc. http:\/\/www.ilog.com\/products\/cplex."}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630092","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:21Z","timestamp":1750249401000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630092"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":10,"alternative-id":["10.1145\/1629911.1630092","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630092","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}