{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:34:56Z","timestamp":1761647696194,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,26]],"date-time":"2009-07-26T00:00:00Z","timestamp":1248566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,26]]},"DOI":"10.1145\/1629911.1630142","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"897-902","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A DVS-based pipelined reconfigurable instruction memory"],"prefix":"10.1145","author":[{"given":"Zhiguo","family":"Ge","sequence":"first","affiliation":[{"name":"National University of Singapore"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]}],"member":"320","published-online":{"date-parts":[[2009,7,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of DATE","author":"Ana","year":"2002","unstructured":"Ana Azevedo et al. Profile-based dynamic voltage scheduling using program checkpoints . In Proceedings of DATE , 2002 . Ana Azevedo et al. Profile-based dynamic voltage scheduling using program checkpoints. In Proceedings of DATE, 2002."},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of HPCA Workshop on Power-Aware Computer Systems","author":"P. Bose","year":"2002","unstructured":"P. Bose et al. Early-stage definition of LPX: A low power issue-execute processor prototype . In Proceedings of HPCA Workshop on Power-Aware Computer Systems , 2002 . P. Bose et al. Early-stage definition of LPX: A low power issue-execute processor prototype. In Proceedings of HPCA Workshop on Power-Aware Computer Systems, 2002."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_5_1","volume-title":"University of Wisconsin-Madison Computer Sciences Department","author":"Burger Doug","year":"1997","unstructured":"Doug Burger and Todd M. Austin . The Simplescalar tool set, version 2.0. Technical Report #1342 , University of Wisconsin-Madison Computer Sciences Department , May 1997 . Doug Burger and Todd M. Austin. The Simplescalar tool set, version 2.0. Technical Report #1342, University of Wisconsin-Madison Computer Sciences Department, May 1997."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/560639"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of DATE","author":"Ge Zhiguo","year":"2007","unstructured":"Zhiguo Ge , Weng-Fai Wong , and Hock Beng Lim . DRIM : A low power dymaically reconfigurable instruction memory hierarchy for embedded systems . In Proceedings of DATE , 2007 . Zhiguo Ge, Weng-Fai Wong, and Hock Beng Lim. DRIM: A low power dymaically reconfigurable instruction memory hierarchy for embedded systems. In Proceedings of DATE, 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383165"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of MICRO","author":"Sung Nam","year":"2002","unstructured":"Nam Sung Kim et al. Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction . In Proceedings of MICRO , 2002 . Nam Sung Kim et al. Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In Proceedings of MICRO, 2002."},{"key":"e_1_3_2_1_12_1","volume-title":"Hai Li. VOSCH: Voltage Scaled Cache Hierarchies. In Proceedings of ICCD","author":"Wong Weng-Fai","year":"2007","unstructured":"Cheng-kok Koh, Weng-Fai Wong , Yiran Chen , and Hai Li. VOSCH: Voltage Scaled Cache Hierarchies. In Proceedings of ICCD , 2007 . Cheng-kok Koh, Weng-Fai Wong, Yiran Chen, and Hai Li. VOSCH: Voltage Scaled Cache Hierarchies. In Proceedings of ICCD, 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337785"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337559"},{"issue":"1","key":"e_1_3_2_1_15_1","article-title":"A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor","volume":"9","author":"James Montanaro","year":"1997","unstructured":"James Montanaro et al . A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor . Digital Technical Journal , 9 ( 1 ), 1997 . James Montanaro et al. A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. Digital Technical Journal, 9(1), 1997.","journal-title":"Digital Technical Journal"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"}],"event":{"name":"DAC '09: The 46th Annual Design Automation Conference 2009","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CAS Circuits & Systems"],"location":"San Francisco California","acronym":"DAC '09"},"container-title":["Proceedings of the 46th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630142","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629911.1630142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:21Z","timestamp":1750249401000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629911.1630142"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,26]]},"references-count":18,"alternative-id":["10.1145\/1629911.1630142","10.1145\/1629911"],"URL":"https:\/\/doi.org\/10.1145\/1629911.1630142","relation":{},"subject":[],"published":{"date-parts":[[2009,7,26]]},"assertion":[{"value":"2009-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}