{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:21Z","timestamp":1750307541894,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,27]],"date-time":"2009-08-27T00:00:00Z","timestamp":1251331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MIC (Ministry of Information and Communication), Korea, under the ITRC (Information Technology Research Center) support program supervised by the IITA","award":["IITA-2009-C1090-0902-0040"],"award-info":[{"award-number":["IITA-2009-C1090-0902-0040"]}]},{"DOI":"10.13039\/501100004085","name":"Ministry of Education, Science and Technology","doi-asserted-by":"publisher","award":["R01-2008-000-20485-020090069991M20809005636-08130900-63610"],"award-info":[{"award-number":["R01-2008-000-20485-020090069991M20809005636-08130900-63610"]}],"id":[{"id":"10.13039\/501100004085","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,27]]},"DOI":"10.1145\/1644993.1645107","type":"proceedings-article","created":{"date-parts":[[2009,11,4]],"date-time":"2009-11-04T18:29:35Z","timestamp":1257359375000},"page":"614-620","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Minimize the delay of parasitic capacitance and modeling in RLC circuit"],"prefix":"10.1145","author":[{"given":"Dukgwon","family":"Lee","sequence":"first","affiliation":[{"name":"Myongji University, Yongin-si, Gyeonggi-do, Korea"}]},{"given":"Seunghyun","family":"Beak","sequence":"additional","affiliation":[{"name":"Myongji University, Yongin-si, Gyeonggi-do, Korea"}]},{"given":"Youngmin","family":"Lee","sequence":"additional","affiliation":[{"name":"Myongji University, Yongin-si, Gyeonggi-do, Korea"}]},{"given":"Eunser","family":"Lee","sequence":"additional","affiliation":[{"name":"Andong National University, Andong-si, Gyeongbuk, Korea"}]},{"given":"Jungkook","family":"Kim","sequence":"additional","affiliation":[{"name":"Myongji University, Yongin-si, Gyeonggi-do, Korea"}]},{"given":"Gyungleen","family":"Park","sequence":"additional","affiliation":[{"name":"Jeju National University, Jeju-do, Korea"}]},{"given":"Taikyeong","family":"Jeong","sequence":"additional","affiliation":[{"name":"Myongji University, Yongin-si, Gyeonggi-do, Korea"}]}],"member":"320","published-online":{"date-parts":[[2009,8,27]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"SoC Conference","author":"Youn J.","year":"2008","unstructured":"J. Youn , and W. Choi , \" Interconnect Modeling to Minimize Delay in VLSI Circuits \", SoC Conference , Section 5, May 2008 J. Youn, and W. Choi, \"Interconnect Modeling to Minimize Delay in VLSI Circuits\", SoC Conference, Section 5, May 2008"},{"key":"e_1_3_2_1_2_1","unstructured":"D. Kim T. Choi K. Jung \"Delay Model for CMOS Inverter \"Electronic Engineering paper No. 34C Vol. 6 pp. 11--21 Jun. 1997  D. Kim T. Choi K. Jung \"Delay Model for CMOS Inverter \" Electronic Engineering paper No. 34C Vol. 6 pp. 11--21 Jun. 1997"},{"issue":"1","key":"e_1_3_2_1_3_1","first-page":"111","article-title":"Duty Cycle-Corrected Analog Synchronous Mirror Delay for High-Speed DRAM","volume":"1","author":"Choi H.","year":"2008","unstructured":"H. Choi , J. Kim , S. Jang , G. Lee , Y. Jeon , B. Gong , \" Duty Cycle-Corrected Analog Synchronous Mirror Delay for High-Speed DRAM \", IEEE Transactions on Computers , vol. 1 , no. 1 , pp. 111 -- 2122 , July 2008 H. Choi, J. Kim, S. Jang, G. Lee, Y. Jeon, B. Gong, \"Duty Cycle-Corrected Analog Synchronous Mirror Delay for High-Speed DRAM\", IEEE Transactions on Computers, vol. 1, no. 1, pp. 111--2122, July 2008","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"e_1_3_2_1_4_1","first-page":"111","article-title":"The Delay Time of CMOS Inverter","volume":"1","author":"Yea H.","year":"2008","unstructured":"H. Yea , S. Kim , B. Hwang , \" The Delay Time of CMOS Inverter \", IEEE Transactions on Computers , vol. 1 , no. 1 , pp. 111 -- 2122 , July 2008 H. Yea, S. Kim, B. Hwang, \"The Delay Time of CMOS Inverter\", IEEE Transactions on Computers, vol. 1, no. 1, pp. 111--2122, July 2008","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_5_1","first-page":"1805","article-title":"The Effect of Parasitic Capcitances on the Circuit Speed of GaAs MESFET Ring Oscillators","author":"Chang C. T. M.","unstructured":"C. T. M. Chang , M. R. Namordi , W. A. White , \" The Effect of Parasitic Capcitances on the Circuit Speed of GaAs MESFET Ring Oscillators \", IEEE Transactions on Electron Devices , pp. 1805 -- 1809 , vol. ED-29, no. 11, November 1982 C. T. M. Chang, M. R. Namordi, W. A. White, \"The Effect of Parasitic Capcitances on the Circuit Speed of GaAs MESFET Ring Oscillators\", IEEE Transactions on Electron Devices, pp. 1805--1809, vol. ED-29, no. 11, November 1982","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_1_6_1","first-page":"81","volume-title":"No. 41 C","author":"Yoo M.","year":"2004","unstructured":"M. Yoo , H. Shin , \"Improvement of Delay and Noise Characteristics by Buffer Insertion\" , Electronic Engineering paper , No. 41 C , vol. 6 , pp. 81 -- 89 , June 2004 M. Yoo, H. Shin, \"Improvement of Delay and Noise Characteristics by Buffer Insertion\", Electronic Engineering paper, No. 41 C, vol. 6, pp. 81--89, June 2004"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.831439"},{"issue":"1","key":"e_1_3_2_1_9_1","first-page":"111","article-title":"Predictive expression of propagation delay inshort channel CMOS\/SOI inverter using MonteCarlo simulation","volume":"1","author":"Arbey M.-E.","year":"2008","unstructured":"M.-E. Arbey , S. Galdin , P. Dollfus , \" Predictive expression of propagation delay inshort channel CMOS\/SOI inverter using MonteCarlo simulation \", IEEE Transactions on Computers , vol. 1 , no. 1 , pp. 111 -- 2122 , July 2008 M.-E. Arbey, S. Galdin, P. Dollfus, \"Predictive expression of propagation delay inshort channel CMOS\/SOI inverter using MonteCarlo simulation\", IEEE Transactions on Computers, vol. 1, no. 1, pp. 111--2122, July 2008","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"e_1_3_2_1_10_1","first-page":"111","article-title":"CMOS Inverter - Transient Power Sizing","volume":"1","author":"Kim B. G.","year":"2008","unstructured":"B. G. Kim , \" CMOS Inverter - Transient Power Sizing \", IEEE Transactions on Computers , vol. 1 , no. 1 , pp. 111 -- 2122 , July 2008 B. G. Kim, \"CMOS Inverter - Transient Power Sizing\", IEEE Transactions on Computers, vol. 1, no. 1, pp. 111--2122, July 2008","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.905677"},{"key":"e_1_3_2_1_12_1","unstructured":"D. Neamen \"Electronic Circuit Analysis and Design\" McGrawHill 2006.   D. Neamen \"Electronic Circuit Analysis and Design\" McGrawHill 2006."},{"key":"e_1_3_2_1_13_1","unstructured":"Neil H. E. Weste David Harris \"Principles of CMOS VLSI Design\" Addison Wesley 1993.  Neil H. E. Weste David Harris \"Principles of CMOS VLSI Design\" Addison Wesley 1993."},{"key":"e_1_3_2_1_14_1","volume-title":"McGrawHill","author":"Kang S.","year":"2006","unstructured":"S. Kang , Y. Leblebici , \" CMOS Digital Integrated Circuits Analysis &Design\" , McGrawHill , 2 nd edition. 2006 S. Kang, Y. Leblebici, \"CMOS Digital Integrated Circuits Analysis&Design\", McGrawHill, 2nd edition. 2006","edition":"2"}],"event":{"name":"ICHIT '09: International Conference on Convergence and Hybrid Information Technology","acronym":"ICHIT '09","location":"Daejeon Korea"},"container-title":["Proceedings of the 2009 International Conference on Hybrid Information Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1644993.1645107","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1644993.1645107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:24Z","timestamp":1750249404000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1644993.1645107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,27]]},"references-count":14,"alternative-id":["10.1145\/1644993.1645107","10.1145\/1644993"],"URL":"https:\/\/doi.org\/10.1145\/1644993.1645107","relation":{},"subject":[],"published":{"date-parts":[[2009,8,27]]},"assertion":[{"value":"2009-08-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}