{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:22Z","timestamp":1750307542578,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["MULTICUBE FP7-216693"],"award-info":[{"award-number":["MULTICUBE FP7-216693"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1645213.1645223","type":"proceedings-article","created":{"date-parts":[[2009,12,15]],"date-time":"2009-12-15T12:55:59Z","timestamp":1260881759000},"page":"37-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Yield enhancement by robust application-specific mapping on Network-on-Chips"],"prefix":"10.1145","author":[{"given":"A. Dutta","family":"Choudhury","sequence":"first","affiliation":[{"name":"ALaRI - University of Lugano, Lugano, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Palermo","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Silvano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Zaccaria","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016765"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.2307\/1270311"},{"key":"e_1_3_2_1_3_1","volume-title":"Global States and Time in Distributed Systems","author":"Cristian Flaviu","year":"1994","unstructured":"Flaviu Cristian , Houtan Aghili , and Ray Strong . Clock synchronization in the presence of omission and performance failures, and processor joins . In Zhonghua Yang and T. Anthony Marsland, editors, Global States and Time in Distributed Systems , IEEE Computer Society Press . 1994 . Flaviu Cristian, Houtan Aghili, and Ray Strong. Clock synchronization in the presence of omission and performance failures, and processor joins. In Zhonghua Yang and T. Anthony Marsland, editors, Global States and Time in Distributed Systems, IEEE Computer Society Press. 1994."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1162\/evco.2006.14.4.463"},{"key":"e_1_3_2_1_6_1","first-page":"10688","volume-title":"DATE '03: Proceedings of the conference on Design, Automation and Test in Europe","author":"Hu Jingcao","year":"2003","unstructured":"Jingcao Hu and Radu Marculescu . Exploiting the routing flexibility for energy\/performance aware mapping of regular noc architectures . In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe , page 10688 , Washington, DC, USA , 2003 . IEEE Computer Society. Jingcao Hu and Radu Marculescu. Exploiting the routing flexibility for energy\/performance aware mapping of regular noc architectures. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, page 10688, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2007.342947"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120737"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996809"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30205-6_54"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176289"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/946246.946517"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.797969"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"],"location":"New York New York","acronym":"Micro-42"},"container-title":["Proceedings of the 2nd International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1645213.1645223","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1645213.1645223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:25Z","timestamp":1750249405000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1645213.1645223"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":14,"alternative-id":["10.1145\/1645213.1645223","10.1145\/1645213"],"URL":"https:\/\/doi.org\/10.1145\/1645213.1645223","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}