{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:22Z","timestamp":1750307542686,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002924","name":"Federaci\u00f3n Espa\u00f1ola de Enfermedades Raras","doi-asserted-by":"publisher","award":["CONSOLIDER-INGENIO 2010 CSD2006-00046"],"award-info":[{"award-number":["CONSOLIDER-INGENIO 2010 CSD2006-00046"]}],"id":[{"id":"10.13039\/501100002924","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish MITC (COMCAS project)","award":["TSI-020400-2009-64"],"award-info":[{"award-number":["TSI-020400-2009-64"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1645213.1645226","type":"proceedings-article","created":{"date-parts":[[2009,12,15]],"date-time":"2009-12-15T12:55:59Z","timestamp":1260881759000},"page":"51-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A performance evaluation of 2D-mesh, ring, and crossbar interconnects for chip multi-processors"],"prefix":"10.1145","author":[{"given":"Jes\u00fas Camacho","family":"Villanueva","sequence":"first","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia"}]},{"given":"Jos\u00e9","family":"Flich","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia"}]},{"given":"Jos\u00e9","family":"Duato","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia"}]},{"given":"Hans","family":"Eberle","sequence":"additional","affiliation":[{"name":"Sun Microsystems"}]},{"given":"Nils","family":"Gura","sequence":"additional","affiliation":[{"name":"Sun Microsystems"}]},{"given":"Wladek","family":"Olesinski","sequence":"additional","affiliation":[{"name":"Sun Microsystems"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator,\" in IEEE International Symposium on Performance Analysis of System and Software (ISPASS)","author":"N. Agarwal","year":"2009","unstructured":"N. Agarwal et al , \" GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator,\" in IEEE International Symposium on Performance Analysis of System and Software (ISPASS) , Boston, Massachusetts , April 2009 . N. Agarwal et al, \"GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator,\" in IEEE International Symposium on Performance Analysis of System and Software (ISPASS), Boston, Massachusetts, April 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_3_1","volume-title":"Sudhakar Yalamanchilli and Lionel Ni, \"Interconnection Networks - An Engineering Approach","author":"Duato Jose","year":"1997","unstructured":"Jose Duato , Sudhakar Yalamanchilli and Lionel Ni, \"Interconnection Networks - An Engineering Approach \", IEEE Computer Society Press , 1997 . 01 Jose Duato, Sudhakar Yalamanchilli and Lionel Ni, \"Interconnection Networks - An Engineering Approach\", IEEE Computer Society Press, 1997. 01"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_7_1","first-page":"23","article-title":"SPARC64 VIIIfx: Fujitsu's New Generation Octo Core Processor for PETE Scale Computing","volume":"21","author":"Maruyama T.","year":"2009","unstructured":"T. Maruyama , \" SPARC64 VIIIfx: Fujitsu's New Generation Octo Core Processor for PETE Scale Computing ,\" Hot Chips 21 , Stanford, August 23 -- 25 , 2009 . T. Maruyama, \"SPARC64 VIIIfx: Fujitsu's New Generation Octo Core Processor for PETE Scale Computing,\" Hot Chips 21, Stanford, August 23--25, 2009.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.79"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"],"location":"New York New York","acronym":"Micro-42"},"container-title":["Proceedings of the 2nd International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1645213.1645226","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1645213.1645226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:25Z","timestamp":1750249405000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1645213.1645226"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":9,"alternative-id":["10.1145\/1645213.1645226","10.1145\/1645213"],"URL":"https:\/\/doi.org\/10.1145\/1645213.1645226","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}