{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T01:58:12Z","timestamp":1760061492808,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,14]],"date-time":"2009-11-14T00:00:00Z","timestamp":1258156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CNS-0834476CCF-0514085CNS-0834393CCF-0913050"],"award-info":[{"award-number":["CNS-0834476CCF-0514085CNS-0834393CCF-0913050"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0834476CCF-0514085CNS-0834393CCF-0913050"],"award-info":[{"award-number":["CNS-0834476CCF-0514085CNS-0834393CCF-0913050"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,14]]},"DOI":"10.1145\/1654059.1654074","type":"proceedings-article","created":{"date-parts":[[2009,11,17]],"date-time":"2009-11-17T13:30:15Z","timestamp":1258464615000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Enabling software management for multicore caches with a lightweight hardware support"],"prefix":"10.1145","author":[{"given":"Jiang","family":"Lin","sequence":"first","affiliation":[{"name":"Iowa State University, Ames, IA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingda","family":"Lu","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoning","family":"Ding","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Iowa State University, Ames, IA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaodong","family":"Zhang","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sadayappan","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,11,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195527"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads","author":"Binkert N. L.","year":"2003","unstructured":"N. L. Binkert , E. G. Hallnor , and S. K. Reinhardt . Network-oriented full-system simulation using M5 . In Proceedings of the Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads , 2003 . N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-oriented full-system simulation using M5. In Proceedings of the Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads, 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237195"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/147877.147922"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275005"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_7_1","unstructured":"Intel Corporation. Inside intel core microarchitecture. ftp:\/\/download.intel.com\/technology\/architecture\/new_architecture_06.pdf.  Intel Corporation. Inside intel core microarchitecture. ftp:\/\/download.intel.com\/technology\/architecture\/new_architecture_06.pdf."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106981"},{"key":"e_1_3_2_1_13_1","first-page":"367","volume-title":"Proceedings of the 14th International Symposium on High-Performance Computer Architecture","author":"Lin J.","year":"2008","unstructured":"J. Lin , Q. Lu , X. Ding , Z. Zhang , X. Zhang , and P. Sadayappan . Gaining insights into multi-core cache partitioning: Bridging the gap between simulation and real systems . In Proceedings of the 14th International Symposium on High-Performance Computer Architecture , pages 367 -- 278 , 2008 . J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multi-core cache partitioning: Bridging the gap between simulation and real systems. In Proceedings of the 14th International Symposium on High-Performance Computer Architecture, pages 367--278, 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966494"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325161"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564038"}],"event":{"name":"SC '09: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Portland Oregon","acronym":"SC '09"},"container-title":["Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1654059.1654074","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1654059.1654074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:40:59Z","timestamp":1750250459000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1654059.1654074"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,14]]},"references-count":22,"alternative-id":["10.1145\/1654059.1654074","10.1145\/1654059"],"URL":"https:\/\/doi.org\/10.1145\/1654059.1654074","relation":{},"subject":[],"published":{"date-parts":[[2009,11,14]]},"assertion":[{"value":"2009-11-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}