{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:38Z","timestamp":1763467958795,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,14]],"date-time":"2009-11-14T00:00:00Z","timestamp":1258156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,14]]},"DOI":"10.1145\/1654059.1654085","type":"proceedings-article","created":{"date-parts":[[2009,11,17]],"date-time":"2009-11-17T13:30:15Z","timestamp":1258464615000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":60,"title":["Age based scheduling for asymmetric multiprocessors"],"prefix":"10.1145","author":[{"given":"Nagesh B.","family":"Lakshminarayana","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Jaekyu","family":"Lee","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2009,11,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel xeon processor. http:\/\/www.intel.com\/support\/processors\/xeon\/.  Intel xeon processor. http:\/\/www.intel.com\/support\/processors\/xeon\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Linux kernel CPUfreq subsystem. http:\/\/www.kernel.org\/pub\/linux\/utils\/kernel\/cpufreq\/cpufreq.html.  Linux kernel CPUfreq subsystem. http:\/\/www.kernel.org\/pub\/linux\/utils\/kernel\/cpufreq\/cpufreq.html."},{"key":"e_1_3_2_1_3_1","unstructured":"O(1) Scheduler. http:\/\/joshaas.net\/linux\/.  O(1) Scheduler. http:\/\/joshaas.net\/linux\/."},{"key":"e_1_3_2_1_4_1","unstructured":"Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor--White Paper March 2004.  Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor--White Paper March 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"volume-title":"Third Edition. O'Reilly","year":"2005","author":"Bovet D. P.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897317685"},{"key":"e_1_3_2_1_12_1","unstructured":"A. J. Dorta C. Rodriguez F. D. Sande and A. Gonzalez-Ecsribano. The OpenMP Source Code Repository: an Infrastructure to Contribute to the Development of OpenMP.  A. J. Dorta C. Rodriguez F. D. Sande and A. Gonzalez-Ecsribano. The OpenMP Source Code Repository: an Infrastructure to Contribute to the Development of OpenMP."},{"volume-title":"Sun Microsystem","year":"2007","author":"Fedorova A.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898699.1898829"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel Corporation. Intel VTune Performance Analyzers. http:\/\/www.intel.com\/vtune\/.  Intel Corporation. Intel VTune Performance Analyzers . http:\/\/www.intel.com\/vtune\/."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"volume-title":"Second Edition. Novell Press","year":"2005","author":"Love R.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1035594.1035622"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"volume-title":"WIOSCA","year":"2008","author":"Shelepov D.","key":"e_1_3_2_1_21_1"},{"volume-title":"Third Edition. Prentice Hall","year":"2006","author":"Tanenbaum A. S.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"SC '09: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Portland Oregon","acronym":"SC '09"},"container-title":["Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1654059.1654085","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1654059.1654085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:40:59Z","timestamp":1750250459000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1654059.1654085"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,14]]},"references-count":22,"alternative-id":["10.1145\/1654059.1654085","10.1145\/1654059"],"URL":"https:\/\/doi.org\/10.1145\/1654059.1654085","relation":{},"subject":[],"published":{"date-parts":[[2009,11,14]]},"assertion":[{"value":"2009-11-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}