{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:06Z","timestamp":1763466486695,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2008-HJ-17982007-RJ-1651G"],"award-info":[{"award-number":["2008-HJ-17982007-RJ-1651G"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000104","name":"National Aeronautics and Space Administration","doi-asserted-by":"publisher","award":["16296041-Y4"],"award-info":[{"award-number":["16296041-Y4"]}],"id":[{"id":"10.13039\/100000104","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["093786909163840845721(CAREER)083428808116110720476"],"award-info":[{"award-number":["093786909163840845721(CAREER)083428808116110720476"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669116","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"2-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":118,"title":["Characterizing and mitigating the impact of process variations on phase change based memory systems"],"prefix":"10.1145","author":[{"given":"Wangyuan","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Florida"}]},{"given":"Tao","family":"Li","sequence":"additional","affiliation":[{"name":"University of Florida"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609340"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"C. Lam Cell Design Considerations for Phase Change Memory as a Universal Memory VLSI-TSA 2008.  C. Lam Cell Design Considerations for Phase Change Memory as a Universal Memory VLSI-TSA 2008.","DOI":"10.1109\/VTSA.2008.4530832"},{"volume-title":"ISSCC","year":"2007","author":"Lee K.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","unstructured":"Intel STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080206corp.htm  Intel STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080206corp.htm"},{"volume-title":"IEDM","year":"2003","author":"Atwood G.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"K. Bowman S. Duvall and J. Meindl Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration Journal of Solid-State Circuits 2002.  K. Bowman S. Duvall and J. Meindl Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration Journal of Solid-State Circuits 2002.","DOI":"10.1109\/4.982424"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"J. Tschanz J. Kao and S. Narendra Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage Journal of Solid-State Circuits 2002.  J. Tschanz J. Kao and S. Narendra Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage Journal of Solid-State Circuits 2002.","DOI":"10.1109\/JSSC.2002.803949"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.27"},{"volume-title":"ISSCC","year":"2002","author":"Gill M.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2005.1559546"},{"volume-title":"USENIX","year":"2001","author":"Zhou Y.","key":"e_1_3_2_1_16_1"},{"volume-title":"CICC","year":"2000","author":"Cao Y.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979636"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/589411.589415"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"A. Kahng How much variability can designers tolerate? Design&Test of Computers 2003.  A. Kahng How much variability can designers tolerate? Design&Test of Computers 2003.","DOI":"10.1109\/MDT.2003.1246168"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"S. Kang et. al A 0.1-μm 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) with 66-MHz Synchronous Burst-Read Operation IEEE Journal of Solid-State Circuits 2007.  S. Kang et. al A 0.1-μm 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) with 66-MHz Synchronous Burst-Read Operation IEEE Journal of Solid-State Circuits 2007.","DOI":"10.1109\/JSSC.2006.888349"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2005.1546697"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"D. H. Kang et. al. One-Dimensional Heat Conduction Model for an Electrical Phase Change Random Access Memory Device with an 8f2 Memory Cell (f=0:151m) Journal of Applied Physics 2003.  D. H. Kang et. al. One-Dimensional Heat Conduction Model for an Electrical Phase Change Random Access Memory Device with an 8f2 Memory Cell (f=0:15 1 m) Journal of Applied Physics 2003.","DOI":"10.1063\/1.1598272"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493077"},{"key":"e_1_3_2_1_25_1","unstructured":"ITRS 2007 Emerging Research Device http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters\/2007_ERD.pdf  ITRS 2007 Emerging Research Device http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters\/2007_ERD.pdf"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"e_1_3_2_1_27_1","unstructured":"Louie Pylarinos Charge Pumps: An Overview http:\/\/www.eecg.utoronto.ca\/~kphang\/ece1371\/chargepumps.pdf  Louie Pylarinos Charge Pumps: An Overview http:\/\/www.eecg.utoronto.ca\/~kphang\/ece1371\/chargepumps.pdf"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"S. Lee J. Jeong T. Lee W. Kim and B. Cheong A novel programming method to refresh a long-cycled phase change memory cell NVSMW\/ICMTD 2008.  S. Lee J. Jeong T. Lee W. Kim and B. Cheong A novel programming method to refresh a long-cycled phase change memory cell NVSMW\/ICMTD 2008.","DOI":"10.1109\/NVSMW.2008.19"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"key":"e_1_3_2_1_34_1","unstructured":"http:\/\/www.cs.virginia.edu\/stream\/  http:\/\/www.cs.virginia.edu\/stream\/"},{"key":"e_1_3_2_1_35_1","unstructured":"Micron DDR2 SDRAM 2Gb and 4Gb data sheet. http:\/\/download.micron.com\/pdf\/datasheets\/  Micron DDR2 SDRAM 2Gb and 4Gb data sheet. http:\/\/download.micron.com\/pdf\/datasheets\/"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"],"location":"New York New York","acronym":"Micro-42"},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669116","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:03Z","timestamp":1750249083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669116"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":39,"alternative-id":["10.1145\/1669112.1669116","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669116","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}