{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:49:12Z","timestamp":1783036152650,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669117","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"14-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":613,"title":["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling"],"prefix":"10.1145","author":[{"given":"Moinuddin K.","family":"Qureshi","sequence":"first","affiliation":[{"name":"IBM Research, T.J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Karidis","sequence":"additional","affiliation":[{"name":"IBM Research, T.J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michele","family":"Franceschini","sequence":"additional","affiliation":[{"name":"IBM Research, T.J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijayalakshmi","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"IBM Research, T.J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luis","family":"Lastras","sequence":"additional","affiliation":[{"name":"IBM Research, T.J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bulent","family":"Abali","sequence":"additional","affiliation":[{"name":"IBM Research, T.J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ITRS","year":"2007","unstructured":"International Technology Roadmap for Semiconductors , ITRS 2007 . International Technology Roadmap for Semiconductors, ITRS 2007."},{"key":"e_1_3_2_1_2_1","first-page":"732","article-title":"Wear leveling of static areas in flash memory","volume":"6","author":"Ban A.","year":"2004","unstructured":"A. Ban and R. Hasharon . Wear leveling of static areas in flash memory . U.S. Patent Number 6 , 732 ,221, 2004 . A. Ban and R. Hasharon. Wear leveling of static areas in flash memory. U.S. Patent Number 6,732,221, 2004.","journal-title":"U.S. Patent Number"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11841036_12"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_10_1","volume-title":"Parallel square and cube computations","author":"Liddicoat A. A.","year":"2000","unstructured":"A. A. Liddicoat and M. J. Flynn . Parallel square and cube computations . In IEEE 34th Asilomar Confernce on Signals, Systems and Computers , 2000 . A. A. Liddicoat and M. J. Flynn. Parallel square and cube computations. In IEEE 34th Asilomar Confernce on Signals, Systems and Computers, 2000."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1137\/0217022"},{"key":"e_1_3_2_1_12_1","unstructured":"M-Systems. TrueFFS Wear-leveling Mechanism. http:\/\/www.dataio.com\/pdf\/NAND\/MSystems\/TrueFFS_Wear_Leveling_Mechanism.pdf.  M-Systems. TrueFFS Wear-leveling Mechanism . http:\/\/www.dataio.com\/pdf\/NAND\/MSystems\/TrueFFS_Wear_Leveling_Mechanism.pdf."},{"key":"e_1_3_2_1_13_1","volume-title":"Handbook of Applied Cryptography","author":"Menezes A. J.","year":"1996","unstructured":"A. J. Menezes , P. C. van Oorschot , and S. A. Vanstone . Handbook of Applied Cryptography . 1996 . A. J. Menezes, P. C. van Oorschot, and S. A. Vanstone. Handbook of Applied Cryptography. 1996."},{"key":"e_1_3_2_1_14_1","volume-title":"SS'07: Proceedings of 16th USENIX Security Symposium","author":"Moscibroda T.","year":"2007","unstructured":"T. Moscibroda and O. Mutlu . Memory performance attacks: denial of memory service in multi-core systems . In SS'07: Proceedings of 16th USENIX Security Symposium , 2007 . T. Moscibroda and O. Mutlu. Memory performance attacks: denial of memory service in multi-core systems. In SS'07: Proceedings of 16th USENIX Security Symposium, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_17_1","volume-title":"A First Course in Probability","author":"Ross S.","year":"2006","unstructured":"S. Ross . A First Course in Probability . Pearson Prentice Hall , 2006 . S. Ross. A First Course in Probability. Pearson Prentice Hall, 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.365627"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.348620"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"New York New York","acronym":"Micro-42","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"]},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669117","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:03Z","timestamp":1750249083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669117"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":20,"alternative-id":["10.1145\/1669112.1669117","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669117","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}