{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,7]],"date-time":"2026-09-07T14:21:22Z","timestamp":1788790882453,"version":"build-2803163510"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669119","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"34-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":98,"title":["Complexity effective memory access scheduling for many-core accelerator architectures"],"prefix":"10.1145","author":[{"given":"George L.","family":"Yuan","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Bakhoda","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. ATI CTM Guide 1.01 edition 2006.  Advanced Micro Devices Inc. ATI CTM Guide 1.01 edition 2006."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_4_1","unstructured":"Beyond3D. NVIDIA GT200 GPU and Architecture Analysis. http:\/\/www.beyond3d.com\/content\/reviews\/51.  Beyond3D. NVIDIA GT200 GPU and Architecture Analysis. http:\/\/www.beyond3d.com\/content\/reviews\/51."},{"issue":"1","key":"e_1_3_2_1_5_1","article-title":"The Microarchitecture of the Intel\u00ae Pentium\u00ae 4 Processor on 90nm Technology","volume":"8","author":"Boggs D.","year":"2004","unstructured":"D. Boggs , A. Baktha , J. Hawkins , D. T. Marr , J. A. Miller , P. Roussel , R. Singhal , B. Toll , and K. Venkatraman . The Microarchitecture of the Intel\u00ae Pentium\u00ae 4 Processor on 90nm Technology . Intel\u00ae Technology Journal , 8 ( 1 ), 2004 . D. Boggs, A. Baktha, J. Hawkins, D. T. Marr, J. A. Miller, P. Roussel, R. Singhal, B. Toll, and K. Venkatraman. The Microarchitecture of the Intel\u00ae Pentium\u00ae 4 Processor on 90nm Technology. Intel\u00ae Technology Journal, 8(1), 2004.","journal-title":"Intel\u00ae Technology Journal"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.05.014"},{"key":"e_1_3_2_1_7_1","volume-title":"Morgan Kaufmann","author":"Dally W. J.","year":"2004","unstructured":"W. J. Dally and B. Towles . Interconnection Networks . Morgan Kaufmann , 2004 . W. J. Dally and B. Towles. Interconnection Networks. Morgan Kaufmann, 2004."},{"key":"e_1_3_2_1_8_1","first-page":"376","article-title":"Page Stream Sorter for DRAM Systems, Assignee NVIDIA Corporation","volume":"7","author":"Eckert R. E.","year":"2008","unstructured":"R. E. Eckert . Page Stream Sorter for DRAM Systems, Assignee NVIDIA Corporation , United States Patent 7 , 376 ,803, May 2008 . R. E. Eckert. Page Stream Sorter for DRAM Systems, Assignee NVIDIA Corporation, United States Patent 7,376,803, May 2008.","journal-title":"United States Patent"},{"issue":"1","key":"e_1_3_2_1_9_1","article-title":"The Microarchitecture of the Pentium\u00ae 4 Processor","volume":"5","author":"Hinton G.","year":"2001","unstructured":"G. Hinton , D. Sager , M. Upton , D. Boggs , D. Carmean , A. Kyker , and P. Roussel . The Microarchitecture of the Pentium\u00ae 4 Processor . Intel\u00ae Technology Journal , 5 ( 1 ), 2001 . G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The Microarchitecture of the Pentium\u00ae 4 Processor. Intel\u00ae Technology Journal, 5(1), 2001.","journal-title":"Intel\u00ae Technology Journal"},{"key":"e_1_3_2_1_10_1","unstructured":"Int'l Technology Roadmap for Semiconductors. 2007 Edition. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm.  Int'l Technology Roadmap for Semiconductors. 2007 Edition. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_14_1","unstructured":"NVIDIA Corporation. NVIDIA CUDA SDK code samples. http:\/\/developer.download.nvidia.com\/compute\/cuda\/sdk\/website\/samples.html.  NVIDIA Corporation. NVIDIA CUDA SDK code samples . http:\/\/developer.download.nvidia.com\/compute\/cuda\/sdk\/website\/samples.html."},{"key":"e_1_3_2_1_15_1","volume-title":"NVIDIA CUDA Programming Guide, 2.2 edition","author":"NVIDIA Corporation","year":"2009","unstructured":"NVIDIA Corporation . NVIDIA CUDA Programming Guide, 2.2 edition , 2009 . NVIDIA Corporation. NVIDIA CUDA Programming Guide, 2.2 edition, 2009."},{"key":"e_1_3_2_1_16_1","volume-title":"September","author":"AG.","year":"2007","unstructured":"Qimonda AG. 512Mbit GDDR3 DRAM, Revision 1.1 (Part No. HYB18H512321BF). http:\/\/www.alldatasheet.com\/datasheet-pdf\/pdf\/207161\/QIMONDA\/HYB18H512321BF.html , September 2007 . Qimonda AG. 512Mbit GDDR3 DRAM, Revision 1.1 (Part No. HYB18H512321BF). http:\/\/www.alldatasheet.com\/datasheet-pdf\/pdf\/207161\/QIMONDA\/HYB18H512321BF.html, September 2007."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299052"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_19_1","first-page":"127","article-title":"Method and Apparatus for Out of Order Memory Scheduling, Assignee Intel Corporation","volume":"7","author":"Rotithor H. G.","year":"2006","unstructured":"H. G. Rotithor , R. B. Osborne , and N. Aboulenein . Method and Apparatus for Out of Order Memory Scheduling, Assignee Intel Corporation , United States Patent 7 , 127 ,574, October 2006 . H. G. Rotithor, R. B. Osborne, and N. Aboulenein. Method and Apparatus for Out of Order Memory Scheduling, Assignee Intel Corporation, United States Patent 7,127,574, October 2006.","journal-title":"United States Patent"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_21_1","unstructured":"The Khronos Group. OpenCL 1.0 Specification http:\/\/www.khronos.org\/registry\/cl\/.  The Khronos Group. OpenCL 1.0 Specification http:\/\/www.khronos.org\/registry\/cl\/ ."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"New York New York","acronym":"Micro-42","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"]},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669119","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:03Z","timestamp":1750249083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669119"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":22,"alternative-id":["10.1145\/1669112.1669119","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669119","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}