{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T16:40:04Z","timestamp":1780764004599,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF0903447"],"award-info":[{"award-number":["CCF0903447"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669121","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"45-55","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":343,"title":["Qilin"],"prefix":"10.1145","author":[{"given":"Chi-Keung","family":"Luk","sequence":"first","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sunpyo","family":"Hong","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD. AMD Stream SDK User Guide v 1.2.1-beta Oct 2008.  AMD. AMD Stream SDK User Guide v 1.2.1-beta Oct 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/353171.353175"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015706.1015800"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/78\/1\/012024"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_6_1","unstructured":"Extech. Extech Power Analyzer 380801. http:\/\/www.extech.com.  Extech. Extech Power Analyzer 380801 . http:\/\/www.extech.com."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/11596110_24"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062295"},{"key":"e_1_3_2_1_9_1","first-page":"4","volume":"11","author":"Ghuloum A.","journal-title":"Future-Proof Data Parallel Algorithms and Software On Intel Multi-Core Architecture. Intel Technology Journal"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel. Intel Math Kernel Library Reference Manual Sept 2007.  Intel. Intel Math Kernel Library Reference Manual Sept 2007."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_4"},{"key":"e_1_3_2_1_13_1","first-page":"81","volume-title":"Single-ISA Heterogeneous Multicore Architectures: The Potential for Processor Power Reduction. In Proceedings of the MICRO'03 (December","author":"Kumar R.","year":"2003"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.13"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346318"},{"key":"e_1_3_2_1_17_1","first-page":"15","volume-title":"Ispike: A Post-link Optimizer for the Intel Itanium Architecture. In Proceedings of 2004 CGO","author":"Luk C.-K.","year":"2004"},{"key":"e_1_3_2_1_18_1","volume-title":"A. OpenCL Parallel Computing on the GPU and CPU. In ACM SIGGRAPH 2008","author":"Munshi","year":"2008"},{"key":"e_1_3_2_1_19_1","unstructured":"Nvidia. CUDA SDK. http:\/\/www.nvidia.com\/object\/cuda_get.html.  Nvidia. CUDA SDK . http:\/\/www.nvidia.com\/object\/cuda_get.html."},{"key":"e_1_3_2_1_20_1","unstructured":"Nvidia. CUDA CUBLAS Reference Manual June 2007.  Nvidia. CUDA CUBLAS Reference Manual June 2007."},{"key":"e_1_3_2_1_21_1","unstructured":"Nvidia. CUDA Programming Guide v 1.0 June 2007.  Nvidia. CUDA Programming Guide v 1.0 June 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-008-0073-6"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353445.1353451"},{"key":"e_1_3_2_1_24_1","unstructured":"Peakstream. Peakstream Stream Platform API C++ Programming Guide v 1.0 May 2007.  Peakstream. Peakstream Stream Platform API C++ Programming Guide v 1.0 May 2007."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93550"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375594"},{"key":"e_1_3_2_1_28_1","first-page":"2","volume":"93","author":"Puschel M.","year":"2005","journal-title":"Adaption"},{"key":"e_1_3_2_1_29_1","unstructured":"Rapidmind. Rapidmind. http:\/\/www.rapidmind.net.  Rapidmind. Rapidmind . http:\/\/www.rapidmind.net."},{"key":"e_1_3_2_1_30_1","unstructured":"Reinders J. Intel Threading Building Blocks. O'Reilly July 2007.   Reinders J. Intel Threading Building Blocks . O'Reilly July 2007."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454155"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_2"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168898"},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of SciDAC","author":"Vuduc R.","year":"2005"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250753"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504189"},{"key":"e_1_3_2_1_38_1","first-page":"1","volume":"27","author":"Whaley R. C.","year":"2001","journal-title":"J. Automated Empirical Optimization of Software and the ATLAS Project. Parallel Computing"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"New York New York","acronym":"Micro-42","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"]},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669121","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:03Z","timestamp":1750249083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669121"}},"subtitle":["exploiting parallelism on heterogeneous multiprocessors with adaptive mapping"],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":38,"alternative-id":["10.1145\/1669112.1669121","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669121","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}