{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:12:39Z","timestamp":1761109959009,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["TIN2007-61763"],"award-info":[{"award-number":["TIN2007-61763"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2009SGR1250"],"award-info":[{"award-number":["2009SGR1250"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669128","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"111-121","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":64,"title":["Low Vccmin fault-tolerant cache with highly predictable performance"],"prefix":"10.1145","author":[{"given":"Jaume","family":"Abella","sequence":"first","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona - UPC, (Spain)"}]},{"given":"Javier","family":"Carretero","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona - UPC, (Spain)"}]},{"given":"Pedro","family":"Chaparro","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona - UPC, (Spain)"}]},{"given":"Xavier","family":"Vera","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona - UPC, (Spain)"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona - UPC, (Spain)"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/946246.946525"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609436"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"e_1_3_2_1_6_1","volume-title":"Tutorial in the 40th ACM\/IEEE international symposium on Microarchitecture","author":"Hsu S.","year":"2007","unstructured":"S. Hsu , D. Somasekhar , and S.-L. Lu . Tutorial on microprocessor memory array circuits for architects . In Tutorial in the 40th ACM\/IEEE international symposium on Microarchitecture , 2007 . S. Hsu, D. Somasekhar, and S.-L. Lu. Tutorial on microprocessor memory array circuits for architects. In Tutorial in the 40th ACM\/IEEE international symposium on Microarchitecture, 2007."},{"key":"e_1_3_2_1_7_1","volume-title":"IEDM '98: International Electron Devices Meeting. Technical Digest","author":"Ishida M.","year":"1998","unstructured":"M. Ishida , T. Kawakami , A. Tsuji , N. Kawamoto , M. Motoyoshi , and N. Ouchi . A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 μm generation and desirable for ultra high speed operation . In IEDM '98: International Electron Devices Meeting. Technical Digest , 1998 . M. Ishida, T. Kawakami, A. Tsuji, N. Kawamoto, M. Motoyoshi, and N. Ouchi. A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 μm generation and desirable for ultra high speed operation. In IEDM '98: International Electron Devices Meeting. Technical Digest, 1998."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371965"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774629"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.12"},{"key":"e_1_3_2_1_11_1","volume-title":"MICRO 35:  35th ACM\/IEEE international symposium on Microarchitecture","author":"Kim N.","year":"2002","unstructured":"N. Kim , K. Flautner , D. Blaauw , and T. Mudge . Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction . In MICRO 35: 35th ACM\/IEEE international symposium on Microarchitecture , 2002 . N. Kim, K. Flautner, D. Blaauw, and T. Mudge. Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In MICRO 35: 35th ACM\/IEEE international symposium on Microarchitecture, 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013254"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378628"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810056"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"e_1_3_2_1_19_1","volume-title":"HPCRI '05: 1st Workshop on High Performance Computing Reliability Issues, in conjunction with HPCA '05","author":"McNairy C.","year":"2005","unstructured":"C. McNairy and J. Mayfield . Montecito error protection and mitigation . In HPCRI '05: 1st Workshop on High Performance Computing Reliability Issues, in conjunction with HPCA '05 , 2005 . C. McNairy and J. Mayfield. Montecito error protection and mitigation. In HPCRI '05: 1st Workshop on High Performance Computing Reliability Issues, in conjunction with HPCA '05, 2005."},{"key":"e_1_3_2_1_20_1","volume-title":"Introduction to the practice of statistics","author":"Moore D.","year":"1989","unstructured":"D. Moore and G. McCabe . Introduction to the practice of statistics . W. H. Freeman and Co. , 1989 . D. Moore and G. McCabe. Introduction to the practice of statistics. W. H. Freeman and Co., 1989."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.922800"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302862"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774899"},{"key":"e_1_3_2_1_24_1","unstructured":"Semiconductor International Association. International Technology Roadmap for Semiconductors (2005 Edition) http:\/\/public.itrs.net edition.  Semiconductor International Association. International Technology Roadmap for Semiconductors (2005 Edition) http:\/\/public.itrs.net edition."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"],"location":"New York New York","acronym":"Micro-42"},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669128","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:03Z","timestamp":1750249083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669128"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":25,"alternative-id":["10.1145\/1669112.1669128","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669128","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}