{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T18:30:28Z","timestamp":1776277828825,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0702349"],"award-info":[{"award-number":["CCF-0702349"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669137","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"189-200","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Reducing peak power with a table-driven adaptive processor core"],"prefix":"10.1145","author":[{"given":"Vasileios","family":"Kontorinis","sequence":"first","affiliation":[{"name":"University of California, San Diego"}]},{"given":"Amirali","family":"Shayan","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. of MICRO","author":"Albonesi D. H.","year":"1999","unstructured":"D. H. Albonesi . Selective cache-ways : On demand cache resource allocation . In Proc. of MICRO , 1999 . D. H. Albonesi. Selective cache-ways: On demand cache resource allocation. In Proc. of MICRO, 1999."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278522"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876439"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368807"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859636"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. of VTS","author":"Chang Y.-S.","year":"1997","unstructured":"Y.-S. Chang , S. K. Gupta , and M. A. Breuer . Analysis of ground bounce in deep sub-micron circuits . In Proc. of VTS , 1997 . Y.-S. Chang, S. K. Gupta, and M. A. Breuer. Analysis of ground bounce in deep sub-micron circuits. In Proc. of VTS, 1997."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555369"},{"key":"e_1_3_2_1_10_1","volume-title":"Integrating adaptive on-chip storage structures for reduced dynamic power. Technical report","author":"Dropsho S.","year":"2002","unstructured":"S. Dropsho , A. Buyuktosunoglu , R. Balasubramonian , D. H. Albonesi , S. Dwarkadas , G. Semeraro , G. Magklis , and M. L. Scott . Integrating adaptive on-chip storage structures for reduced dynamic power. Technical report , Univ. of Rochester , 2002 . S. Dropsho, A. Buyuktosunoglu, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, G. Semeraro, G. Magklis, and M. L. Scott. Integrating adaptive on-chip storage structures for reduced dynamic power. Technical report, Univ. of Rochester, 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198684"},{"key":"e_1_3_2_1_13_1","volume-title":"IEDM 2002 Keynote Luncheon Speech.","author":"Grove A.","unstructured":"A. Grove . IEDM 2002 Keynote Luncheon Speech. A. Grove. IEDM 2002 Keynote Luncheon Speech."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"e_1_3_2_1_15_1","volume-title":"Nov.","author":"Intel Corp.","year":"2000","unstructured":"Intel Corp. Intel Pentium 4 Processor in the 423-pin Package Thermal Design Guidelines , Nov. 2000 . Intel Corp. Intel Pentium 4 Processor in the 423-pin Package Thermal Design Guidelines, Nov. 2000."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_17_1","unstructured":"ITRS. International Technology Roadmap for Semiconductors 2003 http:\/\/public.itrs.net.  ITRS. International Technology Roadmap for Semiconductors 2003 http:\/\/public.itrs.net ."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346288"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/645764.666804"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454141"},{"key":"e_1_3_2_1_25_1","author":"Muthana P.","year":"2007","unstructured":"P. Muthana , A. Engin , M. Swaminathan , R. Tummala , V. Sundaram , B. Wiedenman , D. Amey , K. Dietz , and S. Banerji . Design, modeling, and characterization of embedded capacitor networks for core decoupling in the package. Trans. on Advanced Packaging , 2007 . P. Muthana, A. Engin, M. Swaminathan, R. Tummala, V. Sundaram, B. Wiedenman, D. Amey, K. Dietz, and S. Banerji. Design, modeling, and characterization of embedded capacitor networks for core decoupling in the package. Trans. on Advanced Packaging, 2007.","journal-title":"Trans. on Advanced Packaging"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.49"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2008.4675891"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/580736.835273"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1564896"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564007"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493907"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874992"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433221"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810358"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_36_1","volume-title":"HPL","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , N. Muralimanohar , J. H. Ahn , and N. P. Jouppi . Tech report CACTI 5.1. Technical report , HPL , 2008 . S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Tech report CACTI 5.1. Technical report, HPL, 2008."},{"key":"e_1_3_2_1_37_1","volume-title":"Proc. of CMG Conference","author":"Tullsen D.","year":"1996","unstructured":"D. Tullsen . Simulation and modeling of a simultaneous multithreading processor . In Proc. of CMG Conference , 1996 . D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In Proc. of CMG Conference, 1996."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2005.1518092"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278635"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513966"},{"key":"e_1_3_2_1_42_1","volume-title":"Trans. on Power Electronics","author":"Zhou X.","year":"2000","unstructured":"X. Zhou , P.-L. Wong , P. Xu , F. Lee , and A. Huang . Investigation of candidate VRM topologies for future microprocessors . Trans. on Power Electronics , Nov 2000 . X. Zhou, P.-L. Wong, P. Xu, F. Lee, and A. Huang. Investigation of candidate VRM topologies for future microprocessors. Trans. on Power Electronics, Nov 2000."}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"New York New York","acronym":"Micro-42","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"]},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669137","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:03Z","timestamp":1750249083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669137"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":41,"alternative-id":["10.1145\/1669112.1669137","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669137","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}