{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:52Z","timestamp":1759147192161,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Consolider-Ingenio 2010","award":["CSD 2006-00046"],"award-info":[{"award-number":["CSD 2006-00046"]}]},{"name":"Explora-Ingenio","award":["TIN2008-05338-E"],"award-info":[{"award-number":["TIN2008-05338-E"]}]},{"DOI":"10.13039\/501100003359","name":"Generalitat Valenciana","doi-asserted-by":"publisher","award":["GV\/2009\/043"],"award-info":[{"award-number":["GV\/2009\/043"]}],"id":[{"id":"10.13039\/501100003359","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["TIN2007-61763"],"award-info":[{"award-number":["TIN2007-61763"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2009SGR1250"],"award-info":[{"award-number":["2009SGR1250"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish CICYT","award":["TIN 2006-15516-C04-01"],"award-info":[{"award-number":["TIN 2006-15516-C04-01"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669140","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"213-221","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["An hybrid eDRAM\/SRAM macrocell to implement first-level data caches"],"prefix":"10.1145","author":[{"given":"Alejandro","family":"Valero","sequence":"first","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vicente","family":"Lorente","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Canal","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"L\u00f3pez","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9","family":"Duato","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Semiconductor Industries Association \"International Technology Roadmap for Semiconductors\" 2007 available online at http:\/\/www.itrs.net\/. Semiconductor Industries Association \"International Technology Roadmap for Semiconductors\" 2007 available online at http:\/\/www.itrs.net\/ ."},{"key":"e_1_3_2_1_2_1","unstructured":"Standard Performance Evaluation Corporation available online at http:\/\/www.spec.org\/cpu2000. Standard Performance Evaluation Corporation available online at http:\/\/www.spec.org\/cpu2000 ."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822662"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566423"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062321"},{"key":"e_1_3_2_1_11_1","volume-title":"Sylicon and Sofware Systems","author":"Piccioni S.","year":"2007","unstructured":"S. Piccioni . Real Design Challenges of Low Power Physical Design Implementation . Sylicon and Sofware Systems , 2007 . S. Piccioni. Real Design Challenges of Low Power Physical Design Implementation. Sylicon and Sofware Systems, 2007."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_3_2_1_16_1","volume-title":"Pearson\/Addison-Wesley","author":"Weste N. H. E.","year":"2005","unstructured":"N. H. E. Weste , D. Harris , and A. Banerjee . CMOS VLSI Design: A Circuits and Systems Perspective . Pearson\/Addison-Wesley , 2005 . N. H. E. Weste, D. Harris, and A. Banerjee. CMOS VLSI Design: A Circuits and Systems Perspective. Pearson\/Addison-Wesley, 2005."},{"key":"e_1_3_2_1_17_1","volume-title":"Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects","author":"Zhang Y.","year":"2003","unstructured":"Y. Zhang , D. Parikh , K. Sankaranarayanan , K. Skadron , and M. Stan . Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects . University of Virginia Department of Computer Science , Technical Report , 2003 . Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. University of Virginia Department of Computer Science, Technical Report, 2003."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"],"location":"New York New York","acronym":"Micro-42"},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669140","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:40:57Z","timestamp":1750250457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669140"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":17,"alternative-id":["10.1145\/1669112.1669140","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669140","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}