{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:41:31Z","timestamp":1773193291003,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669155","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"327-336","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["Improving memory bank-level parallelism in the presence of prefetching"],"prefix":"10.1145","author":[{"given":"Chang Joo","family":"Lee","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Veynu","family":"Narasiman","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006708"},{"key":"e_1_3_2_1_3_1","volume-title":"Intel Technical White Paper","author":"Doweck J.","year":"2006","unstructured":"J. Doweck . Inside Intel Core microarchitecture and smart memory access . Intel Technical White Paper , 2006 . J. Doweck. Inside Intel Core microarchitecture and smart memory access. Intel Technical White Paper, 2006."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_1_7_1","volume-title":"July","author":"Gindele J. D.","year":"1977","unstructured":"J. D. Gindele . Buffer block prefetching method. IBM Technical Disclosure Bulletin, 20(2) , July 1977 . J. D. Gindele. Buffer block prefetching method. IBM Technical Disclosure Bulletin, 20(2), July 1977."},{"key":"e_1_3_2_1_8_1","volume-title":"ASPLOS Wild and Crazy Idea Session '98","author":"Glew A.","year":"1998","unstructured":"A. Glew . MLP yes! ILP no! In ASPLOS Wild and Crazy Idea Session '98 , 1998 . A. Glew. MLP yes! ILP no! In ASPLOS Wild and Crazy Idea Session '98, 1998."},{"key":"e_1_3_2_1_9_1","volume-title":"Intel Technology Journal","author":"Hinton G.","year":"2001","unstructured":"G. Hinton , D. Sager , M. Upton , D. Boggs , D. Carmean , A. Kyker , and P. Roussel . The microarchitecture of the Pentium 4 processor . Intel Technology Journal , 2001 . G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, 2001."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_11_1","volume-title":"ISCA-8","author":"Kroft D.","year":"1981","unstructured":"D. Kroft . Lockup-free instruction fetch\/prefetch cache organization. In ISCA-8 , 1981 . D. Kroft. Lockup-free instruction fetch\/prefetch cache organization. In ISCA-8, 1981."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_13_1","unstructured":"K. Luo J. Gummaraju and M. Franklin. Balancing throughput and fairness in SMT processors. In ISPASS.  K. Luo J. Gummaraju and M. Franklin. Balancing throughput and fairness in SMT processors. In ISPASS ."},{"key":"e_1_3_2_1_14_1","unstructured":"Micron. 2Gb DDR3 SDRAM MT41J512M4 - 64 Meg x 4 x 8 banks. http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/.  Micron. 2Gb DDR3 SDRAM MT41J512M4 - 64 Meg x 4 x 8 banks . http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_16_1","volume-title":"HPCA-9","author":"Mutlu O.","year":"2003","unstructured":"O. Mutlu , J. Stark , C. Wilkerson , and Y. N. Patt . Runahead execution: An alternative to very large instruction windows for out-of-order processors . In HPCA-9 , 2003 . O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In HPCA-9, 2003."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.4"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_21_1","first-page":"3","author":"Smith W. E.","year":"1956","unstructured":"W. E. Smith . Various optimizers for single stage production. Naval Research Logistics Quarterly , 3 , 1956 . W. E. Smith. Various optimizers for single stage production. Naval Research Logistics Quarterly, 3, 1956.","journal-title":"Naval Research Logistics Quarterly"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_24_1","unstructured":"Sun Microsystems Inc. OpenSPARC(#8482;) T1 Microarchitecture Specification.  Sun Microsystems Inc. OpenSPARC(#8482;) T1 Microarchitecture Specification ."},{"key":"e_1_3_2_1_25_1","volume-title":"IBM Technical White Paper","author":"Tendler J.","year":"2001","unstructured":"J. Tendler , S. Dodson , S. Fields , H. Le , and B. Sinharoy . POWER4 system microarchitecture . IBM Technical White Paper , 2001 . J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Technical White Paper, 2001."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782859"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.2"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.17"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"New York New York","acronym":"Micro-42","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"]},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669155","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:40:57Z","timestamp":1750250457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669155"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":29,"alternative-id":["10.1145\/1669112.1669155","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669155","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}