{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,27]],"date-time":"2026-10-27T18:10:19Z","timestamp":1793124619957,"version":"4.5.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669166","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T10:04:58Z","timestamp":1261389898000},"page":"423-434","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":102,"title":["A tagless coherence directory"],"prefix":"10.1145","author":[{"given":"Jason","family":"Zebchuk","sequence":"first","affiliation":[{"name":"University of Toronto"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijayalakshmi","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"T.J. Watson Research Center, IBM"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Moinuddin K.","family":"Qureshi","sequence":"additional","affiliation":[{"name":"T.J. Watson Research Center, IBM"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Moshovos","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"White Paper","author":"First","year":"2008","unstructured":"First the tick , now the tock: Next generation Intel microarchitecture (Nehalem) . White Paper , 2008 . First the tick, now the tock: Next generation Intel microarchitecture (Nehalem). White Paper, 2008."},{"key":"e_1_3_2_1_2_1","unstructured":"OpenSPARC#8482; T2 system-on-chip (SoC) microarchitecture specification May 2008.  OpenSPARC #8482; T2 system-on-chip (SoC) microarchitecture specification May 2008."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/52400.52432"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346290"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1080\/15427951.2004.10129096"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.31"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/645608.662005"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430562"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.851975"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. of the Int'l Conference on Parallel Processing","author":"Gupta A.","year":"1990","unstructured":"A. Gupta , W. dietrich Weber , and T. Mowry . Reducing memory and traffic requirements for scalable directory-based cache coherence schemes . In Proc. of the Int'l Conference on Parallel Processing , Aug. 1990 . A. Gupta, W. dietrich Weber, and T. Mowry. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In Proc. of the Int'l Conference on Parallel Processing, Aug. 1990."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/35.533919"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054914"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1850618.1850620"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876432"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325130"},{"key":"e_1_3_2_1_26_1","first-page":"255","volume-title":"A delay model and speculative architecture for pipelined routers","author":"Peh L.-S.","year":"2001","unstructured":"L.-S. Peh and W. Dally . A delay model and speculative architecture for pipelined routers . pages 255 -- 266 , 2001 . L.-S. Peh and W. Dally. A delay model and speculative architecture for pipelined routers. pages 255--266, 2001."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771778"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696062"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658623"},{"key":"e_1_3_2_1_30_1","volume-title":"Power Efficient Cache Coherence","author":"Saldanha C.","year":"2003","unstructured":"C. Saldanha and M. H. Lipasti . Power Efficient Cache Coherence . Springer-Verlag , 2003 . C. Saldanha and M. H. Lipasti. Power Efficient Cache Coherence. Springer-Verlag, 2003."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331713"},{"key":"e_1_3_2_1_32_1","volume-title":"Stanford University","author":"Simoni R.","year":"1992","unstructured":"R. Simoni . Cache Coherence Directories for Scalable Multiprocessors. PhD thesis , Stanford University , Oct. 1992 . R. Simoni. Cache Coherence Directories for Scalable Multiprocessors. PhD thesis, Stanford University, Oct. 1992."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1499799.1499901"},{"key":"e_1_3_2_1_34_1","volume-title":"HP Laboratories Palo Alto","author":"Thoziyoor S.","year":"2007","unstructured":"S. Thoziyoor , N. Muralimanohar , and N. P. Jouppi . CACTI 5.0: An integrated cache timing, power, and area model. Technical report , HP Laboratories Palo Alto , 2007 . S. Thoziyoor, N. Muralimanohar, and N. P. Jouppi. CACTI 5.0: An integrated cache timing, power, and area model. Technical report, HP Laboratories Palo Alto, 2007."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"New York New York","acronym":"Micro-42","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"]},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669166","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:40:57Z","timestamp":1750236057000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669166"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":36,"alternative-id":["10.1145\/1669112.1669166","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669166","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}