{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:28Z","timestamp":1759146568321,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669170","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"459-468","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Multiple clock and voltage domains for chip multi processors"],"prefix":"10.1145","author":[{"given":"Efraim","family":"Rotem","sequence":"first","affiliation":[{"name":"Intel Corporation, Israel"}]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[{"name":"Microsoft R&D, Israel"}]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[{"name":"Israel Institute of Technology"}]},{"given":"Uri","family":"Weiser","sequence":"additional","affiliation":[{"name":"Israel Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278509"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/566726.566736"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077657"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839485(410) 24"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/11574859_10"},{"key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033367"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822802"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266498"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of International Symposium on High-Performance Computer Architecture","author":"Kim W.","year":"2008","unstructured":"Kim , W. , Gupta M. , Wei , G. Y. , Brooks , D. System level analysis of fast, per-core DVFS using on-chip switching regulators . In Proceedings of International Symposium on High-Performance Computer Architecture , February 2008 . Kim, W., Gupta M., Wei, G. Y., Brooks, D. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of International Symposium on High-Performance Computer Architecture, February 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"Power and Thermal Management in the Intel Core Duo Processor. Intel Technology Journal . 10(2). 109--122","author":"Naveh A.","year":"2006","unstructured":"Naveh , A. , Rotem , E. , Mendelson , A. , Gochman , S. , Chabukswar , R. , Krishnan , K. , Kumar , A. Power and Thermal Management in the Intel Core Duo Processor. Intel Technology Journal . 10(2). 109--122 . May 2006 . Naveh, A., Rotem, E., Mendelson, A., Gochman, S., Chabukswar, R., Krishnan, K., Kumar, A. Power and Thermal Management in the Intel Core Duo Processor. Intel Technology Journal . 10(2). 109--122. May 2006."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523228"},{"key":"e_1_3_2_1_16_1","volume-title":"Cebit","author":"Zane B.","year":"2009","unstructured":"Zane , B. , Karen , R., IA Product Update , In Cebit , March 2009 . http:\/\/www.intel.com\/corporate\/pressroom\/emea\/deu\/cebit\/pdfs\/CeBIT_Client_Tech_Briefing.pdf Zane, B., Karen, R., IA Product Update, In Cebit, March 2009. http:\/\/www.intel.com\/corporate\/pressroom\/emea\/deu\/cebit\/pdfs\/CeBIT_Client_Tech_Briefing.pdf"},{"key":"e_1_3_2_1_17_1","volume-title":"Document Number: FN9289.3","author":"Intersil","year":"2007","unstructured":"Intersil , Document Number: FN9289.3 , 14 February , 2007 , http:\/\/www.intersil.com\/data\/fn\/FN9289.pdf Intersil, Document Number: FN9289.3, 14 February, 2007, http:\/\/www.intersil.com\/data\/fn\/FN9289.pdf"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/6040.938289"},{"key":"e_1_3_2_1_19_1","unstructured":"Voltage Regulator-Down (VRD) 11.0 Processor Power Delivery Design Guidelines For Desktop LGA775 Socket November 2006. http:\/\/www.intel.com\/assets\/pdf\/designguide\/313214.pdf  Voltage Regulator-Down (VRD) 11.0 Processor Power Delivery Design Guidelines For Desktop LGA775 Socket November 2006. http:\/\/www.intel.com\/assets\/pdf\/designguide\/313214.pdf"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2004.836679"},{"key":"e_1_3_2_1_21_1","unstructured":"Advanced Configuration and Power Interface (ACPI) Specification October 2006. http:\/\/www.acpi.info\/  Advanced Configuration and Power Interface (ACPI) Specification October 2006. http:\/\/www.acpi.info\/"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01742498"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1002.01"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"],"location":"New York New York","acronym":"Micro-42"},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669170","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:40:57Z","timestamp":1750250457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669170"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":23,"alternative-id":["10.1145\/1669112.1669170","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669170","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}