{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T04:17:49Z","timestamp":1784866669876,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669172","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"469-480","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1815,"title":["McPAT"],"prefix":"10.1145","author":[{"given":"Sheng","family":"Li","sequence":"first","affiliation":[{"name":"University of Notre Dame and Hewlett-Packard Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University and Hewlett-Packard Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard D.","family":"Strong","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jay B.","family":"Brockman","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"issue":"3","key":"e_1_3_2_1_2_1","first-page":"450","article-title":"A Low-jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications","volume":"35","author":"Ahn H.-T.","year":"2000","unstructured":"H.-T. Ahn and D. Allstot , \" A Low-jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications ,\" JSSC , vol. 35 , no. 3 , pp. 450 -- 454 , 2000 . H.-T. Ahn and D. Allstot, \"A Low-jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications,\" JSSC, vol. 35, no. 3, pp. 450--454, 2000.","journal-title":"JSSC"},{"key":"e_1_3_2_1_3_1","unstructured":"AMD \"AMD Opteron Processor Benchmarking for Clustered Systems \" AMD WhitePaper 2003.  AMD \"AMD Opteron Processor Benchmarking for Clustered Systems \" AMD WhitePaper 2003."},{"key":"e_1_3_2_1_4_1","article-title":"45nm High-k+Metal Gate Strain-Ehanced Transistors","volume":"12","author":"Auth C.","year":"2008","unstructured":"C. Auth , , \" 45nm High-k+Metal Gate Strain-Ehanced Transistors ,\" Intel Technology Journal , vol. 12 , 2008 . C. Auth, et al., \"45nm High-k+Metal Gate Strain-Ehanced Transistors,\" Intel Technology Journal, vol. 12, 2008.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_10_1","unstructured":"Denali \"Using Configurable Memory Controller Design IP with Encounter RTL Complier \" Cadence CDNLive! 2007.  Denali \"Using Configurable Memory Controller Design IP with Encounter RTL Complier \" Cadence CDNLive! 2007."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277226"},{"key":"e_1_3_2_1_13_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2007","unstructured":"J. L. Hennessy and D. A. Patterson , Computer Architecture: A Quantitative Approach . 4 th Edition, 2007 . J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. 4th Edition, 2007.","edition":"4"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241623"},{"key":"e_1_3_2_1_15_1","article-title":"The Microarchitecture of the Pentium 4 Processor","volume":"1","author":"Hinton G.","year":"2001","unstructured":"G. Hinton , , \" The Microarchitecture of the Pentium 4 Processor ,\" Intel Technology Journal , vol. 1 , 2001 . G. Hinton, et al., \"The Microarchitecture of the Pentium 4 Processor,\" Intel Technology Journal, vol. 1, 2001.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_16_1","unstructured":"Intel \"P6 Family of Processors Hardware Developer's Manual \" Intel White Paper 1998.  Intel \"P6 Family of Processors Hardware Developer's Manual \" Intel White Paper 1998."},{"key":"e_1_3_2_1_17_1","volume-title":"A 1.2 GHz Alpha Microprocessor with 44.8 GB\/s Chip Pin Bandwidth,\" in ISSCC","author":"Jain A.","year":"2001","unstructured":"A. Jain , , \" A 1.2 GHz Alpha Microprocessor with 44.8 GB\/s Chip Pin Bandwidth,\" in ISSCC , 2001 . A. Jain, et al., \"A 1.2 GHz Alpha Microprocessor with 44.8 GB\/s Chip Pin Bandwidth,\" in ISSCC, 2001."},{"key":"e_1_3_2_1_18_1","volume-title":"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration,\" in DATE","author":"Kahng A.","year":"2009","unstructured":"A. Kahng , B. Li , L.-S. Peh , and K. Samadi , \" ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration,\" in DATE , 2009 . A. Kahng, B. Li, L.-S. Peh, and K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration,\" in DATE, 2009."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"e_1_3_2_1_23_1","volume-title":"A 16Gb\/s\/link, 64GB\/s Bidirectional Asymmetric Memory Interface,\" JSSC","author":"Lee H.","unstructured":"H. Lee , , \" A 16Gb\/s\/link, 64GB\/s Bidirectional Asymmetric Memory Interface,\" JSSC , vol. 44 , no. 4, 2009. H. Lee, et al., \"A 16Gb\/s\/link, 64GB\/s Bidirectional Asymmetric Memory Interface,\" JSSC, vol. 44, no. 4, 2009."},{"key":"e_1_3_2_1_24_1","volume-title":"A Power-Efficient High-Throughput 32-Thread SPARC Processor,\" JSSC","author":"Leon A. S.","year":"2007","unstructured":"A. S. Leon , K. W. Tam , J. L. Shin , D. Weisner , and F. Schumacher , \" A Power-Efficient High-Throughput 32-Thread SPARC Processor,\" JSSC , vol. 42 , 2007 . A. S. Leon, K. W. Tam, J. L. Shin, D. Weisner, and F. Schumacher, \"A Power-Efficient High-Throughput 32-Thread SPARC Processor,\" JSSC, vol. 42, 2007."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_27_1","volume-title":"Clock Distribution on a Dual-Core Multi-Threaded Itanium Family Processor,\" in ISSCC","author":"Mahoney P.","year":"2005","unstructured":"P. Mahoney , E. Fetzer , B. Doyle , and S. Naffziger , \" Clock Distribution on a Dual-Core Multi-Threaded Itanium Family Processor,\" in ISSCC , 2005 . P. Mahoney, E. Fetzer, B. Doyle, and S. Naffziger, \"Clock Distribution on a Dual-Core Multi-Threaded Itanium Family Processor,\" in ISSCC, 2005."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_29_1","volume-title":"A 4-GHz 300-mW 64-bit Integer Execution ALU with Dual Supply Voltages in 90-nm CMOS,\" JSSC","author":"Mathew S.","unstructured":"S. Mathew , , \" A 4-GHz 300-mW 64-bit Integer Execution ALU with Dual Supply Voltages in 90-nm CMOS,\" JSSC , vol. 40 , no. 1, 2005. S. Mathew, et al., \"A 4-GHz 300-mW 64-bit Integer Execution ALU with Dual Supply Voltages in 90-nm CMOS,\" JSSC, vol. 40, no. 1, 2005."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1002.03"},{"key":"e_1_3_2_1_31_1","volume-title":"Power-Efficient SPARC Server on a Chip,\" JSSC","author":"Nawathe U.","unstructured":"U. Nawathe , , \" Implementation of an 8-Core, 64-Thread , Power-Efficient SPARC Server on a Chip,\" JSSC , vol. 43 , no. 1, 2008. U. Nawathe, et al., \"Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip,\" JSSC, vol. 43, no. 1, 2008."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127577.1127587"},{"key":"e_1_3_2_1_35_1","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey J.","year":"2003","unstructured":"J. Rabaey , A. Chandrakasan , and B. Nikolic , Digital Integrated Circuits: A Design Perspective ; 2 nd ed., 2003 . J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective; 2nd ed., 2003.","edition":"2"},{"key":"e_1_3_2_1_36_1","unstructured":"A. F. Rodrigues \"Parametric Sizing for Processors \" Sandia National Laboratories \" Tech. Rep. 2007.  A. F. Rodrigues \"Parametric Sizing for Processors \" Sandia National Laboratories \" Tech. Rep. 2007."},{"key":"e_1_3_2_1_37_1","volume-title":"A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache,\" in ISSCC","author":"Rusu S.","year":"2006","unstructured":"S. Rusu , S. Tam , H. Muljono , D. Ayers , and J. Chang , \" A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache,\" in ISSCC , 2006 . S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang, \"A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache,\" in ISSCC, 2006."},{"key":"e_1_3_2_1_38_1","unstructured":"Semiconductor Industries Association \"Model for Assessment of CMOS Technologies and Roadmaps (MASTAR) \" 2007 http:\/\/www.itrs.net\/models.html.  Semiconductor Industries Association \"Model for Assessment of CMOS Technologies and Roadmaps (MASTAR) \" 2007 http:\/\/www.itrs.net\/models.html."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_40_1","unstructured":"Sun Microsystems \"OpenSPARC \" http:\/\/www.opensparc.net.  Sun Microsystems \"OpenSPARC \" http:\/\/www.opensparc.net."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_43_1","volume-title":"June","author":"Vangal S.","year":"2005","unstructured":"S. Vangal , N. Borkar , and A. Alvandpour , \" A Six-port 57GB\/s Double-pumped Nonblocking Router Core,\" in VLSI , June 2005 . S. Vangal, N. Borkar, and A. Alvandpour, \"A Six-port 57GB\/s Double-pumped Nonblocking Router Core,\" in VLSI, June 2005."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"New York New York","acronym":"Micro-42","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"]},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669172","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:40:57Z","timestamp":1750250457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669172"}},"subtitle":["an integrated power, area, and timing modeling framework for multicore and manycore architectures"],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":42,"alternative-id":["10.1145\/1669112.1669172","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669172","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}