{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:09:06Z","timestamp":1759133346970,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,12]],"date-time":"2009-12-12T00:00:00Z","timestamp":1260576000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS 0720645CCF 0811687CCF 0702519CNS 0202007CNS 0509251"],"award-info":[{"award-number":["CNS 0720645CCF 0811687CCF 0702519CNS 0202007CNS 0509251"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CNS 0720645CCF 0811687CCF 0702519CNS 0202007CNS 0509251"],"award-info":[{"award-number":["CNS 0720645CCF 0811687CCF 0702519CNS 0202007CNS 0509251"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,12]]},"DOI":"10.1145\/1669112.1669176","type":"proceedings-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T15:04:58Z","timestamp":1261407898000},"page":"505-516","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Optimizing shared cache behavior of chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Mahmut","family":"Kandemir","sequence":"first","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Sai Prashanth","family":"Muralidhara","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Sri Hari Krishna","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Yuanrui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Ozcan","family":"Ozturk","sequence":"additional","affiliation":[{"name":"Bilkent University"}]}],"member":"320","published-online":{"date-parts":[[2009,12,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD Athlon 64 X2 Dual-Core processor for desktop. http:\/\/www.amd.com\/us-en\/Processors\/ProductInformation\/0 30_118_9485_13041 00.html  AMD Athlon 64 X2 Dual-Core processor for desktop. http:\/\/www.amd.com\/us-en\/Processors\/ProductInformation\/0 30_118_9485_13041 00.html"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209954"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.466632"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275937.1275940"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346290"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345210"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122981"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1788374.1788386"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195557"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.922804"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/381694.378859"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. ICS","author":"Chang J.","year":"2007","unstructured":"J. Chang , G. Sohi . Dynamic partitioning of shared cache memory . In Proc. ICS , 2007 . J. Chang, G. Sohi. Dynamic partitioning of shared cache memory. In Proc. ICS, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.308531"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248396"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. FOCS","author":"Cheng M.","year":"1998","unstructured":"M. Cheng A TDI system and its application to approximation algorithms . In Proc. FOCS , 1998 . M. Cheng et al. A TDI system and its application to approximation algorithms. In Proc. FOCS, 1998."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.9"},{"key":"e_1_3_2_1_21_1","volume-title":"Engineering a compiler","author":"Torczon K.","year":"2008","unstructured":"K. Cooper L. Torczon . Engineering a compiler . 2008 . K. Cooper L. Torczon. Engineering a compiler. 2008."},{"key":"e_1_3_2_1_22_1","volume-title":"Introduction to algorithms","author":"Cormen T. H.","year":"2001","unstructured":"T. H. Cormen Introduction to algorithms . 2001 . T. H. Cormen et al. Introduction to algorithms. 2001."},{"key":"e_1_3_2_1_23_1","volume-title":"Parallel computer architecture: a hardware\/software approach","author":"Culler D.","year":"1999","unstructured":"D. Culler Parallel computer architecture: a hardware\/software approach . 1999 . D. Culler et al. Parallel computer architecture: a hardware\/software approach. 1999."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.149964"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263657"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546613"},{"key":"e_1_3_2_1_27_1","unstructured":"http:\/\/www.intel.com\/p\/en_US\/products\/server\/processor\/xeon7000?iid=servproc+body_xeon7400subtitle  http:\/\/www.intel.com\/p\/en_US\/products\/server\/processor\/xeon7000?iid=servproc+body_xeon7400subtitle"},{"key":"e_1_3_2_1_28_1","unstructured":"Intel quad-core Xeon. http:\/\/www.intel.com\/quad-core\/?cid=cim:ggl|xeon_us_clovertown|k7449|s  Intel quad-core Xeon. http:\/\/www.intel.com\/quad-core\/?cid=cim:ggl|xeon_us_clovertown|k7449|s"},{"key":"e_1_3_2_1_29_1","unstructured":"http:\/\/www.intel.com\/idf\/.  http:\/\/www.intel.com\/idf\/."},{"key":"e_1_3_2_1_30_1","volume":"200","author":"Kahle J.","unstructured":"J. Kahle Introduction to the Cell Multiprocessor. In IBM Journal of Research and Development , 200 5. J. Kahle et al. Introduction to the Cell Multiprocessor. In IBM Journal of Research and Development, 2005.","journal-title":"Introduction to the Cell Multiprocessor. In IBM Journal of Research and Development"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326106"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345250"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011172104768"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106981"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.13"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129620"},{"key":"e_1_3_2_1_42_1","unstructured":"Omega library. http:\/\/www.cs.umd.edu\/projects\/omega.  Omega library. http:\/\/www.cs.umd.edu\/projects\/omega."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178254"},{"key":"e_1_3_2_1_44_1","unstructured":"Quad-core AMD Opteron. http:\/\/multicore.amd.com\/us-en\/quadcore\/  Quad-core AMD Opteron. http:\/\/multicore.amd.com\/us-en\/quadcore\/"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105744"},{"key":"e_1_3_2_1_48_1","volume-title":"Operating system concepts","author":"Silberschatz A.","year":"2008","unstructured":"A. Silberschatz Operating system concepts . 2008 . A. Silberschatz et al. Operating system concepts. 2008."},{"key":"e_1_3_2_1_49_1","unstructured":"SIMICS. http:\/\/www.virtutech.com\/simics\/simics.html.  SIMICS. http:\/\/www.virtutech.com\/simics\/simics.html."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.5555\/512478.512483"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346299"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/648048.745878"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/973097.973099"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111037.1111040"}],"event":{"name":"Micro-42: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS TG u-Arch"],"location":"New York New York","acronym":"Micro-42"},"container-title":["Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669176","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1669112.1669176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:40:57Z","timestamp":1750250457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1669112.1669176"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,12]]},"references-count":55,"alternative-id":["10.1145\/1669112.1669176","10.1145\/1669112"],"URL":"https:\/\/doi.org\/10.1145\/1669112.1669176","relation":{},"subject":[],"published":{"date-parts":[[2009,12,12]]},"assertion":[{"value":"2009-12-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}