{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:59:04Z","timestamp":1761580744098,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60876029","N CUHK417\/08"],"award-info":[{"award-number":["60876029","N CUHK417\/08"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee, Hong Kong","doi-asserted-by":"publisher","award":["CUHK418708","N CUHK417\/08","CUHK417406CUHK417807"],"award-info":[{"award-number":["CUHK418708","N CUHK417\/08","CUHK417406CUHK417807"]}],"id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2007AA01Z109"],"award-info":[{"award-number":["2007AA01Z109"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687434","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"191-196","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":55,"title":["Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint"],"prefix":"10.1145","author":[{"given":"Li","family":"Jiang","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, N.T., Hong Kong and CAS-CUHK Shenzhen Institute of Advanced Integration Technology"}]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, N.T., Hong Kong and CAS-CUHK Shenzhen Institute of Advanced Integration Technology"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC"}]},{"given":"T. M.","family":"Mak","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"volume-title":"Available: www.itrs.net","year":"2009","key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS). 2009. Available: www.itrs.net , 2009 . International Technology Roadmap for Semiconductors (ITRS). 2009. Available: www.itrs.net, 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3030"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022813"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944029"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874672"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817128"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271102"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Lee. A Scan-Island Based Design Enabling Pre-Bond Testability in Die-Stacked Microprocessors. In Proc. ITC","author":"Lewis D. L.","year":"2007","unstructured":"D. L. Lewis and H.-H. S. Lee. A Scan-Island Based Design Enabling Pre-Bond Testability in Die-Stacked Microprocessors. In Proc. ITC , pp. 1 -- 8 , 2007 . D. L. Lewis and H.-H. S. Lee. A Scan-Island Based Design Enabling Pre-Bond Testability in Die-Stacked Microprocessors. In Proc. ITC, pp. 1--8, 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"e_1_3_2_1_14_1","volume-title":"Handbook of 3D Integration: Technology and Applications using 3D Integrated Circuits.","author":"Mak T. M.","year":"2008","unstructured":"T. M. Mak ., Testing of 3D Circuites . In Handbook of 3D Integration: Technology and Applications using 3D Integrated Circuits. , Wiley-CVH , 2008 . T. M. Mak., et al. Testing of 3D Circuites. In Handbook of 3D Integration: Technology and Applications using 3D Integrated Circuits., Wiley-CVH, 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2007.4446880"},{"key":"e_1_3_2_1_16_1","volume-title":"Are We There Yet? Keynote speech at the 3D Architecture Conference","author":"Vucurevich T.","year":"2007","unstructured":"T. Vucurevich . The Long Road to 3- D Integration : Are We There Yet? Keynote speech at the 3D Architecture Conference , 2007 . T. Vucurevich. The Long Road to 3-D Integration: Are We There Yet? Keynote speech at the 3D Architecture Conference, 2007."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601902"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045019"},{"key":"e_1_3_2_1_21_1","unstructured":"Yole Development. Market Trends for 3D Stacking. www.yole.fr.  Yole Development. Market Trends for 3D Stacking. www.yole.fr."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888266"}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687434","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:00Z","timestamp":1750278360000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687434"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":22,"alternative-id":["10.1145\/1687399.1687434","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687434","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}