{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T00:55:49Z","timestamp":1780361749331,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687436","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"201-208","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Operating system scheduling for efficient online self-test in robust systems"],"prefix":"10.1145","author":[{"given":"Yanjing","family":"Li","sequence":"first","affiliation":[{"name":"Stanford University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"{Agarwal 08} Agarwal M. etal \"Optimized Circuit Failure Prediction for Aging: Practicality and Promise \" ITC 2008.  {Agarwal 08} Agarwal M. et al. \"Optimized Circuit Failure Prediction for Aging: Practicality and Promise \" ITC 2008.","DOI":"10.1109\/TEST.2008.4700619"},{"key":"e_1_3_2_1_3_1","unstructured":"{Agostinelli 05} Agostinelli M. etal \"Random charge effects for PMOS NBTI in ultra-small gate area devices \" IRPS 2005.  {Agostinelli 05} Agostinelli M. et al. \"Random charge effects for PMOS NBTI in ultra-small gate area devices \" IRPS 2005."},{"key":"e_1_3_2_1_4_1","unstructured":"{Al-Yamani 03} Al-Yamani A. A. et al. \"BIST Reseeding with Very Few Seeds \" VTS 2003.   {Al-Yamani 03} Al-Yamani A. A. et al. \"BIST Reseeding with Very Few Seeds \" VTS 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"{Azumi 07} Azumi M. etal \"Integration Challenges and Tradeoffs for Tera-Scale Architectures \" Intel Technical Journal 2007.  {Azumi 07} Azumi M. et al. \"Integration Challenges and Tradeoffs for Tera-Scale Architectures \" Intel Technical Journal 2007.","DOI":"10.1535\/itj.1103.01"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.56"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_8_1","unstructured":"{Bardell 87} Bardell P. H. et al. \"Built-In Test for VLSI: Pseudorandom Techniques \" Wiley 1987.   {Bardell 87} Bardell P. H. et al. \"Built-In Test for VLSI: Pseudorandom Techniques \" Wiley 1987."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.53"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCA.2007.904779"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.55"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"{Chen 09} Chen T. W. Y. M. Kim K. Kim Y. Kameda M. Mizuno and S. Mitra \"Experimental Study of Gate-Oxide Early Life Failures \" IRPS 2009.  {Chen 09} Chen T. W. Y. M. Kim K. Kim Y. Kameda M. Mizuno and S. Mitra \"Experimental Study of Gate-Oxide Early Life Failures \" IRPS 2009.","DOI":"10.1109\/IRPS.2009.5173324"},{"key":"e_1_3_2_1_16_1","unstructured":"{Constantinides 06} Constantinides K. etal \"Ultra Low-Cost Defect Protection for Microprocessor Pipelines \" ASPLOS 2006.  {Constantinides 06} Constantinides K. et al. \"Ultra Low-Cost Defect Protection for Microprocessor Pipelines \" ASPLOS 2006."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.39"},{"key":"e_1_3_2_1_18_1","unstructured":"{eCos 09} http:\/\/ecos.sourceware.org\/.  {eCos 09} http:\/\/ecos.sourceware.org\/."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379233"},{"key":"e_1_3_2_1_20_1","unstructured":"{Gherman 04} Gherman V. etal \"Efficient Pattern Mapping for Deterministic Logic BIST \" ITC 2004.   {Gherman 04} Gherman V. et al. \"Efficient Pattern Mapping for Deterministic Logic BIST \" ITC 2004."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.22"},{"key":"e_1_3_2_1_22_1","volume-title":"Intl. Symp. on Quality Electronic Design","year":"2003"},{"key":"e_1_3_2_1_23_1","unstructured":"{HP 08} \"HP xw8600 Workstation Specification \" http:\/\/h10010.www1.hp.com\/wwpc\/us\/en\/sm\/WF06a\/12454-12454-296719-307907-296721-3432827.html.  {HP 08} \"HP xw8600 Workstation Specification \" http:\/\/h10010.www1.hp.com\/wwpc\/us\/en\/sm\/WF06a\/12454-12454-296719-307907-296721-3432827.html."},{"key":"e_1_3_2_1_24_1","unstructured":"{IEEE 05} \"IEEE 1500 Standard for Embedded Core Test \" http:\/\/grouper.ieee.org\/groups\/1500\/index.html 2005.  {IEEE 05} \"IEEE 1500 Standard for Embedded Core Test \" http:\/\/grouper.ieee.org\/groups\/1500\/index.html 2005."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"{Inoue 08} Inoue H. etal \"VAST: Virtualization Assisted Concurrent Autonomous Self-Test \" ITC 2008.  {Inoue 08} Inoue H. et al. \"VAST: Virtualization Assisted Concurrent Autonomous Self-Test \" ITC 2008.","DOI":"10.1109\/TEST.2008.4700583"},{"key":"e_1_3_2_1_26_1","unstructured":"{Intel 07} \"Intel 64 and IA-32 Architectures Optimization Reference Manual \" http:\/\/www.intel.com\/design\/processor\/manuals\/248966.pdf 2007.  {Intel 07} \"Intel 64 and IA-32 Architectures Optimization Reference Manual \" http:\/\/www.intel.com\/design\/processor\/manuals\/248966.pdf 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.63"},{"key":"e_1_3_2_1_29_1","volume-title":"HPCA","author":"Martinez J.","year":"2006"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"e_1_3_2_1_32_1","volume-title":"echnical Report),\"","author":"Mutlu Y., O.","year":"2008"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379076"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378553"},{"key":"e_1_3_2_1_35_1","unstructured":"{Kadayif 04} Kadayif I. etal \"Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors \" DATE 2004.   {Kadayif 04} Kadayif I. et al. \"Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors \" DATE 2004."},{"key":"e_1_3_2_1_36_1","unstructured":"{Kumar 03} R. Kumar et. al. \"Single-ISA Heterogeneous Multicore Architectures for Multithreaded Workload Performance \" MICRO 2003.  {Kumar 03} R. Kumar et. al. \"Single-ISA Heterogeneous Multicore Architectures for Multithreaded Workload Performance \" MICRO 2003."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"{McLaurin 02} McLaurin T. and S. Ghosh \"ETM Incorporates Hardware Segment of IEEE P1500 \" IEEE Design & Test 2002.   {McLaurin 02} McLaurin T. and S. Ghosh \"ETM Incorporates Hardware Segment of IEEE P1500 \" IEEE Design & Test 2002.","DOI":"10.1109\/MDT.2002.1003778"},{"key":"e_1_3_2_1_38_1","unstructured":"{Nakao 99} Nakao M. etal \"Low Overhead Test Point Insertion for Scan-Based BIST \" ITC 1999.   {Nakao 99} Nakao M. et al. \"Low Overhead Test Point Insertion for Scan-Based BIST \" ITC 1999."},{"key":"e_1_3_2_1_39_1","unstructured":"{Parvathala 02} Parvathala P. etal \"FRITS: A Microprocessor Functional BIST Method \" ITC 2002.   {Parvathala 02} Parvathala P. et al. \"FRITS: A Microprocessor Functional BIST Method \" ITC 2002."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379075"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379074"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346202"},{"key":"e_1_3_2_1_43_1","unstructured":"{RTLinux 09} http:\/\/www.rtlinuxfree.com\/.  {RTLinux 09} http:\/\/www.rtlinuxfree.com\/."},{"key":"e_1_3_2_1_44_1","unstructured":"{Shen 98} Shen J. and J. A. Abraham \"Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation \" ITC 1998.   {Shen 98} Shen J. and J. A. Abraham \"Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation \" ITC 1998."},{"key":"e_1_3_2_1_45_1","volume-title":"{Silberschatz 05} Silberschatz, A., \"Operating System Concepts","year":"2005","edition":"7"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391517"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.88"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.145"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_50_1","unstructured":"{Touba 95} Touba N. A. and E. J. McCluskey \"Synthesis of Mapping Logic for Generating Transformed Pseudo-Random Patterns for BIST \" ITC 1995.   {Touba 95} Touba N. A. and E. J. McCluskey \"Synthesis of Mapping Logic for Generating Transformed Pseudo-Random Patterns for BIST \" ITC 1995."},{"key":"e_1_3_2_1_51_1","unstructured":"{Van Horn 05} Van Horn J. \"Towards Achieving Relentless Reliability Gains in a Server Marketplace of Teraflops Laptops Kilowatts & Cost Cost Cost \" ITC 2005.  {Van Horn 05} Van Horn J. \"Towards Achieving Relentless Reliability Gains in a Server Marketplace of Teraflops Laptops Kilowatts & Cost Cost Cost \" ITC 2005."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513966"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996719"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065816"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065744"}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","location":"San Jose California","acronym":"ICCAD '09","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"]},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687436","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:00Z","timestamp":1750278360000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687436"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":55,"alternative-id":["10.1145\/1687399.1687436","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687436","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}