{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:31Z","timestamp":1750308811562,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687490","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"478-484","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":54,"title":["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage"],"prefix":"10.1145","author":[{"given":"Soogine","family":"Chong","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"Kerem","family":"Akarvardar","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"Roozbeh","family":"Parsa","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"Jun-Bo","family":"Yoon","sequence":"additional","affiliation":[{"name":"KAIST, Yuseong-gu, Daejon, Korea"}]},{"given":"Roger T.","family":"Howe","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"H.-S. Philip","family":"Wong","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547603"},{"key":"e_1_3_2_1_2_1","first-page":"171","volume-title":"IEEE SOC Conference","author":"Aly R. E.","year":"2005","unstructured":"R. E. Aly T SRAM Cell for Low Power Cache Design ,\" IEEE SOC Conference , 2005 , pp. 171 -- 174 . R. E. Aly et al., \"Novel 7T SRAM Cell for Low Power Cache Design,\" IEEE SOC Conference, 2005, pp. 171--174."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"e_1_3_2_1_4_1","first-page":"128","article-title":"Stable SRAM Cell Design for the 32nm Node and Beyond","author":"Chang L.","year":"2005","unstructured":"L. Chang , \" Stable SRAM Cell Design for the 32nm Node and Beyond ,\" Symposium on VLSI Technology , 2005 , pp. 128 -- 129 . L. Chang et al., \"Stable SRAM Cell Design for the 32nm Node and Beyond,\" Symposium on VLSI Technology, 2005, pp. 128--129.","journal-title":"Symposium on VLSI Technology"},{"key":"e_1_3_2_1_5_1","first-page":"252","volume-title":"Symposium on VLSI Technology","author":"Chang L.","year":"2007","unstructured":"L. Chang A 5.3GHz 8T-SRAM with Operation Down to 0.41 V in 65nm CMOS,\" Symposium on VLSI Technology , 2007 , pp. 252 -- 253 . L. Chang et al., \"A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS,\" Symposium on VLSI Technology, 2007, pp. 252--253."},{"key":"e_1_3_2_1_6_1","first-page":"2592","article-title":"A 256kb Sub-threshold SRAM in 65nm CMOS","author":"Calhoun B. H.","year":"2006","unstructured":"B. H. Calhoun and A. Chandrakasan , \" A 256kb Sub-threshold SRAM in 65nm CMOS ,\" International Solid-State Circuits Conference , 2006 , pp. 2592 -- 2601 . B. H. Calhoun and A. Chandrakasan, \"A 256kb Sub-threshold SRAM in 65nm CMOS,\" International Solid-State Circuits Conference, 2006, pp. 2592--2601.","journal-title":"International Solid-State Circuits Conference"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"International Symposium on VLSI Technology, Systems and Applications","author":"Kim K.","year":"2007","unstructured":"K. Kim SRAM Cells with Enhanced Read and Write Margins,\" International Symposium on VLSI Technology, Systems and Applications , 2007 , pp. 1 -- 2 . K. Kim et al., \"Asymmetrical SRAM Cells with Enhanced Read and Write Margins,\" International Symposium on VLSI Technology, Systems and Applications, 2007, pp. 1--2."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391498"},{"key":"e_1_3_2_1_10_1","first-page":"299","volume-title":"International Electron Devices Meeting","author":"Akarvardar K.","year":"2007","unstructured":"K. Akarvardar International Electron Devices Meeting , 2007 , pp. 299 -- 302 . K. Akarvardar et al., \"Design Considerations for Complementary Nanoelectromechanical Logic Gates,\" International Electron Devices Meeting, 2007, pp. 299--302."},{"key":"e_1_3_2_1_11_1","first-page":"750","volume-title":"International Conference on Computer Aided Design","author":"Chen F.","year":"2008","unstructured":"F. Chen NEM Relays ,\" International Conference on Computer Aided Design , 2008 , pp. 750 -- 757 . F. Chen et al., \"Integrated Circuit Design with NEM Relays,\" International Conference on Computer Aided Design, 2008, pp. 750--757."},{"key":"e_1_3_2_1_12_1","volume-title":"International Electron Devices Meeting","author":"Lee J.-O.","year":"2009","unstructured":"J.-O. Lee International Electron Devices Meeting , 2009 (to be published). J.-O. Lee et al., \"3-Terminal Nanoelectromechanical Switching Device in Insulating Liquid Media for Low Voltage Operation and Reliability Improvement,\" International Electron Devices Meeting, 2009 (to be published)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1088\/0960-1317\/19\/8\/085003"},{"key":"e_1_3_2_1_14_1","unstructured":"http:\/\/www.cavendish-kinetics.com\/  http:\/\/www.cavendish-kinetics.com\/"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","DOI":"10.1002\/0471225282","volume-title":"RF MEMS: Theory, Design, and Technology","author":"Rebeiz G. M.","year":"2003","unstructured":"G. M. Rebeiz , RF MEMS: Theory, Design, and Technology , John Wiley and Sons , 2003 . G. M. Rebeiz, RF MEMS: Theory, Design, and Technology, John Wiley and Sons, 2003."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.589247"},{"key":"e_1_3_2_1_17_1","volume-title":"Thomson-Engineering","author":"Gere J. M.","year":"2003","unstructured":"J. M. Gere , Mechanics of Materials , Thomson-Engineering , 2003 . J. M. Gere, Mechanics of Materials, Thomson-Engineering, 2003."},{"key":"e_1_3_2_1_18_1","first-page":"1145","volume-title":"International Conference on Solid-State Sensors and Actuators","author":"Majumder S.","year":"1997","unstructured":"S. Majumder International Conference on Solid-State Sensors and Actuators , Transducers , 1997 , pp. 1145 -- 1148 . S. Majumder et al., \"Measurement and Modeling of Surface Micromachined, Electrostatically Actuated Microswitches,\" International Conference on Solid-State Sensors and Actuators, Transducers, 1997, pp. 1145--1148."},{"key":"e_1_3_2_1_19_1","first-page":"219","article-title":"Contact Force Models, including Electric Contact Deformation, for Electrostatically Actuated, Cantilever-Style, RF MEMS Switches","volume":"2","author":"Coutu R. A.","year":"2004","unstructured":"R. A. Coutu , Jr. and P. E. Kladitis , \" Contact Force Models, including Electric Contact Deformation, for Electrostatically Actuated, Cantilever-Style, RF MEMS Switches ,\" NSTI Nanotech , vol. 2 , 2004 , pp. 219 -- 222 . R. A. Coutu, Jr. and P. E. Kladitis, \"Contact Force Models, including Electric Contact Deformation, for Electrostatically Actuated, Cantilever-Style, RF MEMS Switches,\" NSTI Nanotech, vol. 2, 2004, pp. 219--222.","journal-title":"NSTI Nanotech"},{"key":"e_1_3_2_1_20_1","unstructured":"http:\/\/www.eas.asu.edu\/~ptm  http:\/\/www.eas.asu.edu\/~ptm"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"International Electron Devices Meeting","author":"Nii H.","year":"2006","unstructured":"H. Nii A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA (1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL,\" International Electron Devices Meeting , 2006 , pp. 1 -- 4 . H. Nii et al., \"A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA (1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL,\" International Electron Devices Meeting, 2006, pp. 1--4."},{"volume-title":"Cadence Design Systems","year":"2004","key":"e_1_3_2_1_22_1","unstructured":"Virtuoso\u00ae Spectre\u00ae Circuit Simulator User Guide , Cadence Design Systems , San Jose, CA , 2004 . Virtuoso\u00ae Spectre\u00ae Circuit Simulator User Guide, Cadence Design Systems, San Jose, CA, 2004."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871549"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/55.877204"},{"key":"e_1_3_2_1_26_1","unstructured":"http:\/\/www.mosis.com\/Technical\/Designrules\/scmos\/scmosmain.html  http:\/\/www.mosis.com\/Technical\/Designrules\/scmos\/scmosmain.html"},{"key":"e_1_3_2_1_27_1","first-page":"1","volume-title":"International Electron Devices Meeting","author":"Dadgour H.","year":"2008","unstructured":"H. Dadgour , \"Scaling and Variability Analysis of CNT-Based NEMS Devices and Circuits with Implications for Process Design,\" International Electron Devices Meeting , 2008 , pp. 1 -- 4 . H. Dadgour, \"Scaling and Variability Analysis of CNT-Based NEMS Devices and Circuits with Implications for Process Design,\" International Electron Devices Meeting, 2008, pp. 1--4."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278559"}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687490","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:22Z","timestamp":1750278382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687490"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":28,"alternative-id":["10.1145\/1687399.1687490","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687490","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}