{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:31Z","timestamp":1750308811559,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687496","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"513-520","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Modeling of layout-dependent stress effect in CMOS design"],"prefix":"10.1145","author":[{"given":"Chi-Chao","family":"Wang","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhao","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Liu","sequence":"additional","affiliation":[{"name":"IBM Austin Research Laboratory, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Chen","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The International Technology Roadmap for Semiconductors (ITRS) 2008.  The International Technology Roadmap for Semiconductors (ITRS) 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.848284"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.837581"},{"key":"e_1_3_2_1_4_1","first-page":"685","volume-title":"A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL,\" in IEDM","author":"Nii H.","year":"2006","unstructured":"H. Nii , , \" A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL,\" in IEDM , pp. 685 -- 688 , 2006 H. Nii, et al., \"A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL,\" in IEDM, pp. 685--688, 2006"},{"key":"e_1_3_2_1_5_1","first-page":"27","volume-title":"Novel locally strained channel technique for high performance 55nm CMOS,\" in IEDM","author":"Ota K.","year":"2002","unstructured":"K. Ota , , \" Novel locally strained channel technique for high performance 55nm CMOS,\" in IEDM , pp. 27 -- 30 , 2002 . K. Ota, et al., \"Novel locally strained channel technique for high performance 55nm CMOS,\" in IEDM, pp. 27--30, 2002."},{"key":"e_1_3_2_1_6_1","first-page":"827","article-title":"NMOS drive current reduction caused by transistor layout and trench isolation induced stress","author":"Scott G.","year":"1999","unstructured":"G. Scott , , \" NMOS drive current reduction caused by transistor layout and trench isolation induced stress ,\" in IEDM Tech. Dig. , 1999 , pp. 827 -- 830 . G. Scott, et al., \"NMOS drive current reduction caused by transistor layout and trench isolation induced stress,\" in IEDM Tech. Dig., 1999, pp. 827--830.","journal-title":"IEDM Tech. Dig."},{"key":"e_1_3_2_1_7_1","first-page":"117","article-title":"Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance","author":"Bianchi R. A.","year":"2002","unstructured":"R. A. Bianchi , , \" Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance ,\" IEDM , pp. 117 -- 120 , 2002 . R. A. Bianchi, et al., \"Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance,\" IEDM, pp. 117--120, 2002.","journal-title":"IEDM"},{"key":"e_1_3_2_1_8_1","first-page":"90","volume-title":"Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique,\" in IEEE VLSI Symp","author":"Aikawa H.","year":"2008","unstructured":"H. Aikawa , , \" Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique,\" in IEEE VLSI Symp , pp. 90 -- 91 , 2008 . H. Aikawa, et al., \"Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique,\" in IEEE VLSI Symp, pp. 90--91, 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876390"},{"key":"e_1_3_2_1_10_1","unstructured":"Taurus Tsuprem4 Manual Oct. 2005. Version X-2005. 10.  Taurus Tsuprem4 Manual Oct. 2005. Version X-2005. 10."},{"key":"e_1_3_2_1_11_1","volume-title":"SISPAD","author":"Moroz V.","year":"2005","unstructured":"V. Moroz , impact of layout on stress-enhanced transistor performance,\" pp. 143--146 , SISPAD 2005 . V. Moroz, et al., \"The impact of layout on stress-enhanced transistor performance,\" pp. 143--146, SISPAD 2005."},{"key":"e_1_3_2_1_12_1","volume-title":"ICCAD","author":"Kahng A. B.","year":"2007","unstructured":"A. B. Kahng , STI stress for performance,\" pp. 83--90 , ICCAD , 2007 A. B. Kahng, et al., \"Exploiting STI stress for performance,\" pp. 83--90, ICCAD, 2007"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391700"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1109\/CICC.2003.1249396","article-title":"A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics","author":"Su K-W","year":"2003","unstructured":"K-W Su , , \" A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics ,\" Custom Integrated Circuits Conference , pp. 245 -- 248 , 2003 . K-W Su, et al., \"A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics,\" Custom Integrated Circuits Conference, pp. 245--248, 2003.","journal-title":"Custom Integrated Circuits Conference"},{"key":"e_1_3_2_1_15_1","unstructured":"BSIM4 Manual Univ. California Berkeley CA 2005.  BSIM4 Manual Univ. California Berkeley CA 2005."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2369642"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881001"},{"key":"e_1_3_2_1_18_1","unstructured":"Taurus Medici Manual June 2006. Version Y-2006.06.  Taurus Medici Manual June 2006. Version Y-2006.06."},{"volume-title":"IEEE\/ACM Workshop on Compact Variability Modeling","year":"2008","key":"e_1_3_2_1_19_1","unstructured":"Xi-Wei Lin, \"Modeling of Proximity Effects in Nanometer MOS-FET's,\" IEEE\/ACM Workshop on Compact Variability Modeling 2008 . Xi-Wei Lin, \"Modeling of Proximity Effects in Nanometer MOS-FET's,\" IEEE\/ACM Workshop on Compact Variability Modeling 2008."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.94.42"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1982.20659"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902880"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(93)90210-H"},{"key":"e_1_3_2_1_24_1","unstructured":"Sentaurus Device Manual June 2005. Version Y-2006. 06.  Sentaurus Device Manual June 2005. Version Y-2006. 06."},{"key":"e_1_3_2_1_25_1","volume-title":"Symmetry and Strain-Induced Effects in Semiconductors","author":"Bir G. L.","year":"1974","unstructured":"G. L. Bir and G. E. Pikus , Symmetry and Strain-Induced Effects in Semiconductors , Wiley , New York , 1974 . G. L. Bir and G. E. Pikus, Symmetry and Strain-Induced Effects in Semiconductors, Wiley, New York, 1974."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.917542"},{"key":"e_1_3_2_1_27_1","volume-title":"dissertation","author":"Sinitsky D.","year":"1997","unstructured":"D. Sinitsky , \"Physics of future very large-sclae integration (VLSI) MOSFETs,\" Ph. D. dissertation , Univ. California , Berkeley, CA , 1997 . D. Sinitsky, \"Physics of future very large-sclae integration (VLSI) MOSFETs,\" Ph.D. dissertation, Univ. California, Berkeley, CA, 1997."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.842716"},{"key":"e_1_3_2_1_29_1","volume-title":"Semiconductor Devices: Physics and Technology","author":"Sze S. M.","year":"2002","unstructured":"S. M. Sze , Semiconductor Devices: Physics and Technology , 2 nd ed., New York : John Wiley & Sons , 2002 . S. M. Sze, Semiconductor Devices: Physics and Technology, 2nd ed., New York: John Wiley & Sons, 2002.","edition":"2"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.249429"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"e_1_3_2_1_32_1","first-page":"474","article-title":"Design Rule Optimization of Regular Layout for Leakage Reduction in Nanoscale Design","author":"Subramaniam A. R.","year":"2008","unstructured":"A. R. Subramaniam , , \" Design Rule Optimization of Regular Layout for Leakage Reduction in Nanoscale Design ,\" in ASP-DAC , pp. 474 -- 479 , 2008 . A. R. Subramaniam, et al., \"Design Rule Optimization of Regular Layout for Leakage Reduction in Nanoscale Design,\" in ASP-DAC, pp. 474--479, 2008.","journal-title":"ASP-DAC"},{"key":"e_1_3_2_1_33_1","first-page":"204","volume-title":"Advanced analysis and modeling of MOSFET characteristic fluctuation caused by layout variation,\" in IEEE VLSI Symp","author":"Tsuno H.","year":"2007","unstructured":"H. Tsuno , , \" Advanced analysis and modeling of MOSFET characteristic fluctuation caused by layout variation,\" in IEEE VLSI Symp , pp. 204 -- 205 , 2007 . H. Tsuno, et al., \"Advanced analysis and modeling of MOSFET characteristic fluctuation caused by layout variation,\" in IEEE VLSI Symp, pp. 204--205, 2007."},{"key":"e_1_3_2_1_34_1","first-page":"176","volume-title":"Experimental and Comparative Investigation of Low and High Field Transport in Substrate- and Process-Induced Strained Nanoscaled MOSFETs,\" in IEEE VLSI Symp","author":"Andrieu F.","year":"2005","unstructured":"F. Andrieu , , \" Experimental and Comparative Investigation of Low and High Field Transport in Substrate- and Process-Induced Strained Nanoscaled MOSFETs,\" in IEEE VLSI Symp , pp. 176 -- 177 , 2005 . F. Andrieu, et al., \"Experimental and Comparative Investigation of Low and High Field Transport in Substrate- and Process-Induced Strained Nanoscaled MOSFETs,\" in IEEE VLSI Symp, pp. 176--177, 2005."},{"key":"e_1_3_2_1_35_1","first-page":"198","volume-title":"the science of miniaturization","author":"Madou J.","year":"2002","unstructured":"Marc J. Madou , \"Fundamentals of microfabrication : the science of miniaturization ,\" pp. 198 , CRC Press , 2 nd edition, 2002 . Marc J. Madou, \"Fundamentals of microfabrication: the science of miniaturization,\" pp. 198, CRC Press, 2nd edition, 2002.","edition":"2"}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687496","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:22Z","timestamp":1750278382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687496"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":35,"alternative-id":["10.1145\/1687399.1687496","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687496","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}