{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T20:53:04Z","timestamp":1762807984592,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687507","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"579-586","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["A method for calculating hard QoS guarantees for Networks-on-Chip"],"prefix":"10.1145","author":[{"given":"Dara","family":"Rahmati","sequence":"first","affiliation":[{"name":"Sharif University of Technology, Tehran, Iran"}]},{"given":"Srinivasan","family":"Murali","sequence":"additional","affiliation":[{"name":"iNoCs Sarl and LSI, EPFL, Lausanne, Switzerland"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Federico","family":"Angiolini","sequence":"additional","affiliation":[{"name":"iNoCs Sarl and LSI, EPFL, Lausanne, Switzerland"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"LSI, EPFL, Lausanne, Switzerland"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[{"name":"Sharif University of Technology, Tehran, Iran"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343776"},{"volume-title":"Network Delays and Link Capacities in application-Specific Wormhole NoCs,\" VLSI Design","author":"Guz Z.","key":"e_1_3_2_1_4_1","unstructured":"Z. Guz , I. Walter , E. Bolotin , I. Cidon , R. Ginosar , and A. Kolodny , \" Network Delays and Link Capacities in application-Specific Wormhole NoCs,\" VLSI Design , Volume 2007 , Article ID 90941 Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \"Network Delays and Link Capacities in application-Specific Wormhole NoCs,\" VLSI Design, Volume 2007, Article ID 90941"},{"key":"e_1_3_2_1_5_1","volume-title":"Mumbai","author":"Henkel J.","year":"2004","unstructured":"J. Henkel , W. Wolf , and S. Chakradhar , \" On-chip networks: a scalable, communication-centric embedded system design paradigm,\" in Proceedings of the 17th International Conference on VLSI Design (VLSID '04), vol. 17, pp. 845--851 , Mumbai , India , January 2004 . J. Henkel, W. Wolf, and S. Chakradhar, \"On-chip networks: a scalable, communication-centric embedded system design paradigm,\" in Proceedings of the 17th International Conference on VLSI Design (VLSID '04), vol. 17, pp. 845--851, Mumbai, India, January 2004."},{"key":"e_1_3_2_1_6_1","first-page":"183","volume-title":"Automation and Test","author":"Furber S.","year":"2005","unstructured":"S. Furber and J. Bainbridge . \" Future trends in SoC interconnect\", In VLSI Design , Automation and Test , pages 183 -- 186 , 2005 . S. Furber and J. Bainbridge. \"Future trends in SoC interconnect\", In VLSI Design, Automation and Test, pages 183--186, 2005."},{"key":"e_1_3_2_1_7_1","volume-title":"Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, \"Second ACM\/IEEE International Symposium on Networks-on-Chip","author":"Shi Z.","year":"2008","unstructured":"Z. Shi and A. Burns , \" Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, \"Second ACM\/IEEE International Symposium on Networks-on-Chip , 2008 Z. Shi and A. Burns, \"Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, \"Second ACM\/IEEE International Symposium on Networks-on-Chip, 2008"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.18"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0743-7315(02)00055-2"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.313121"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2008.31"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2004.24"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2005.68"},{"key":"e_1_3_2_1_15_1","first-page":"255","volume-title":"5th IFAC Int. Conf. on Fieldbus Systems and Their Applications (IFAC-FET2003)","author":"Watson K.","year":"2003","unstructured":"K. Watson and J. Jasperneite , \" Determining end-to-end delays using network calculus,\" In Proc . 5th IFAC Int. Conf. on Fieldbus Systems and Their Applications (IFAC-FET2003) , July 7 --8 , 2003 , pp. 255 -- 260 . K. Watson and J. Jasperneite, \"Determining end-to-end delays using network calculus,\" In Proc. 5th IFAC Int. Conf. on Fieldbus Systems and Their Applications (IFAC-FET2003), July 7--8, 2003, pp. 255--260."},{"key":"e_1_3_2_1_16_1","first-page":"525","volume-title":"Conf. on Control Applications","author":"Chen J.","year":"2002","unstructured":"J. Chen , Z. Wang , and Y. Sun , \" Real-time capability analysis for switch industrial Ethernet traffic priority-based,\" In Proc. of Int . Conf. on Control Applications , Glasgow, UK , Sep. 2002 , pp. 525 -- 529 . J. Chen, Z. Wang, and Y. Sun, \"Real-time capability analysis for switch industrial Ethernet traffic priority-based,\" In Proc. of Int. Conf. on Control Applications, Glasgow, UK, Sep. 2002, pp. 525--529."},{"key":"e_1_3_2_1_17_1","unstructured":"J. Jaspernite P. Neumann M. Theis and K. Watson \"Deterministic Real-Time Communication with Switched Ethernet \" In Proc. of WFCS'02 Vasteras Sweden.  J. Jaspernite P. Neumann M. Theis and K. Watson \"Deterministic Real-Time Communication with Switched Ethernet \" In Proc. of WFCS'02 Vasteras Sweden."},{"key":"e_1_3_2_1_18_1","volume-title":"Maximum communication delay of a realtime industrial switched Ethernet with multiple switching hubs,\" In 30th Conf","author":"Lee S.","year":"2004","unstructured":"S. Lee; K. C. Lee , and H. H. Kim , \" Maximum communication delay of a realtime industrial switched Ethernet with multiple switching hubs,\" In 30th Conf . of IEEE Industrial Electronics Society , 2004 . S. Lee; K. C. Lee, and H. H. Kim, \"Maximum communication delay of a realtime industrial switched Ethernet with multiple switching hubs,\" In 30th Conf. of IEEE Industrial Electronics Society, 2004."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2004.16"},{"key":"e_1_3_2_1_20_1","volume-title":"10th IEEE International Conference on Emerging Technologies and Factory Automation","author":"Kiszka J.","year":"2005","unstructured":"J. Kiszka , B. Wagner , Y. Zhang , J. Broenink ,\" RTnet -- A Flexible Hard RealTime Networking Framework,\" In: 10th IEEE International Conference on Emerging Technologies and Factory Automation , 2005 . J. Kiszka, B. Wagner, Y. Zhang, J. Broenink,\" RTnet -- A Flexible Hard RealTime Networking Framework,\" In: 10th IEEE International Conference on Emerging Technologies and Factory Automation, 2005."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.16792"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"e_1_3_2_1_24_1","volume-title":"Symposium on Soc","author":"Bouhraoua A.","year":"2006","unstructured":"A. Bouhraoua and M. E. Elrabaa , \" A high-throughput network-on-chip architecture for systems-on-chip interconnect,\" in Intl . Symposium on Soc , Nov. 2006 . A. Bouhraoua and M. E. Elrabaa, \"A high-throughput network-on-chip architecture for systems-on-chip interconnect,\" in Intl. Symposium on Soc, Nov. 2006."},{"key":"e_1_3_2_1_25_1","first-page":"274","article-title":"An asynchronous on-chip network router with quality-of-service (QoS) support","author":"Felicijan F.","year":"2004","unstructured":"F. Felicijan and S. Furber , \" An asynchronous on-chip network router with quality-of-service (QoS) support ,\" in SOCC , Sep. 2004 , pp. 274 -- 277 . F. Felicijan and S. Furber, \"An asynchronous on-chip network router with quality-of-service (QoS) support,\" in SOCC, Sep. 2004, pp. 274--277.","journal-title":"SOCC"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.13"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084858"},{"key":"e_1_3_2_1_28_1","first-page":"115","volume-title":"Symposium on Soc","author":"Mello A.","year":"2006","unstructured":"A. Mello , L. Tedesco , N. Calazans , and F. Moraes , \" Evaluation of current QoS mechanisms in network on chip,\" in Intl . Symposium on Soc , 2006 , pp. 115 -- 118 . A. Mello, L. Tedesco, N. Calazans, and F. Moraes, \"Evaluation of current QoS mechanisms in network on chip,\" in Intl. Symposium on Soc, 2006, pp. 115--118."},{"key":"e_1_3_2_1_29_1","first-page":"890","article-title":"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip","author":"Millberg M.","year":"2004","unstructured":"M. Millberg , R. T. E. Nilsson , and A. Jantsch , \" Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip ,\" in DATE , 2004 , pp. 890 -- 895 . M. Millberg, R. T. E. Nilsson, and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,\" in DATE, 2004, pp. 890--895.","journal-title":"DATE"},{"key":"e_1_3_2_1_30_1","first-page":"141","article-title":"A 0.13 um 1Gb\/s\/channel store-and-forward network on-chip","author":"Mondinelli F.","year":"2004","unstructured":"F. Mondinelli , M. Borgatti , and Z. Vajna , \" A 0.13 um 1Gb\/s\/channel store-and-forward network on-chip ,\" in SOCC , Sep. 2004 , pp. 141 -- 142 . F. Mondinelli, M. Borgatti, and Z. Vajna, \"A 0.13 um 1Gb\/s\/channel store-and-forward network on-chip,\" in SOCC, Sep. 2004, pp. 141--142.","journal-title":"SOCC"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118348"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030830"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"E. Salminen A. Kulmala T. Hamalainen \"Survey of Network-on-Chip Proposals \" www.ocpip.org March 2008.  E. Salminen A. Kulmala T. Hamalainen \"Survey of Network-on-Chip Proposals \" www.ocpip.org March 2008.","DOI":"10.1109\/DSD.2007.4341515"}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687507","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:22Z","timestamp":1750278382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687507"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":34,"alternative-id":["10.1145\/1687399.1687507","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687507","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}