{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:31Z","timestamp":1750308811568,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687512","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"607-614","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography"],"prefix":"10.1145","author":[{"given":"Mohit","family":"Gupta","sequence":"first","affiliation":[{"name":"UC San Diego, La Jolla, CA"}]},{"given":"Kwangok","family":"Jeong","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, CA"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, CA"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"63491P","volume-title":"Proc. SPIE Photomask Technology","volume":"6349","author":"Biswas A. M.","unstructured":"A. M. Biswas : Double Exposure and Double Processing Technique \", Proc. SPIE Photomask Technology , Vol. 6349 , pp. 63491P - 634911 --63491P-9. A. M. Biswas et al., \"Extension of 193 nm Dry Lithography to 45-nm Half-Pitch Node: Double Exposure and Double Processing Technique\", Proc. SPIE Photomask Technology, Vol. 6349, pp. 63491P-1--63491P-9."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.711976"},{"key":"e_1_3_2_1_3_1","first-page":"69230G","volume-title":"Proc. SPIE Advances in Resist Materials and Processing Technology XXV","volume":"6923","author":"Chen K.","year":"2008","unstructured":"K. Chen , W. Huang , W. Li and P. Varanasi , \" Resist Freezing Process for Double-Exposure Lithography \", Proc. SPIE Advances in Resist Materials and Processing Technology XXV , Vol. 6923 , 2008 , pp. 69230G - 692301 --69230G-10. K. Chen, W. Huang, W. Li and P. Varanasi, \"Resist Freezing Process for Double-Exposure Lithography\", Proc. SPIE Advances in Resist Materials and Processing Technology XXV, Vol. 6923, 2008, pp. 69230G-1--69230G-10."},{"key":"e_1_3_2_1_4_1","first-page":"506","volume-title":"Proc. IEEE\/ACM International Conference on Computer-Aided Design","author":"Cho M.","year":"2008","unstructured":"M. Cho , Y. Ban and D. Z. Pan , \" Double Patterning Technology Friendly Detailed Routing \", Proc. IEEE\/ACM International Conference on Computer-Aided Design , 2008 , pp. 506 -- 511 . M. Cho, Y. Ban and D. Z. Pan, \"Double Patterning Technology Friendly Detailed Routing\", Proc. IEEE\/ACM International Conference on Computer-Aided Design, 2008, pp. 506--511."},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. SPIE Design for Manufacturability through Design-Process Integration","volume":"6521","author":"Drapeau M.","year":"2007","unstructured":"M. Drapeau Validation for the 32nm Node \", Proc. SPIE Design for Manufacturability through Design-Process Integration , Vol. 6521 , 2007 . M. Drapeau et al., \"Double Patterning Design Split Implementation and Validation for the 32nm Node\", Proc. SPIE Design for Manufacturability through Design-Process Integration, Vol. 6521, 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.714278"},{"key":"e_1_3_2_1_7_1","volume-title":"Microlithography World","author":"Finders J.","year":"2008","unstructured":"J. Finders , M. Dusa and S. Hsu , \" Double Patterning Lithography: The Bridge Between Low k1 ArF and EUV \", Microlithography World , Feb. 2008 . J. Finders, M. Dusa and S. Hsu, \"Double Patterning Lithography: The Bridge Between Low k1 ArF and EUV\", Microlithography World, Feb. 2008."},{"key":"e_1_3_2_1_8_1","first-page":"14.1","volume-title":"Proc. SPIE Design for Manufacturability through Design-Process Integration III","volume":"7275","author":"Ghaida R. S.","year":"2009","unstructured":"R. S. Ghaida and P. Gupta , \" Design-Overlay Interactions in Metal Double Patterning \", Proc. SPIE Design for Manufacturability through Design-Process Integration III , Vol. 7275 , 2009 , pp. 14.1 -- 1410 . R. S. Ghaida and P. Gupta, \"Design-Overlay Interactions in Metal Double Patterning\", Proc. SPIE Design for Manufacturability through Design-Process Integration III, Vol. 7275, 2009, pp. 14.1--10."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065677"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120866"},{"key":"e_1_3_2_1_11_1","first-page":"49","volume-title":"Proc. Advanced Semiconductor Manufacturing Conference","author":"Hwang B.","year":"2008","unstructured":"B. Hwang NAND Flash\" , Proc. Advanced Semiconductor Manufacturing Conference , 2008 , pp. 49 -- 51 . B. Hwang et al., \"Development of 38nm Bit-Lines using Copper Damascene Process for 64-Giga bits NAND Flash\", Proc. Advanced Semiconductor Manufacturing Conference, 2008, pp. 49--51."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","first-page":"69230H","DOI":"10.1117\/12.772403","volume-title":"Proc. SPIE Advances in Resist Materials and Processing Technology XXV","volume":"6923","author":"Hori M.","year":"2008","unstructured":"M. Hori , Proc. SPIE Advances in Resist Materials and Processing Technology XXV , Vol. 6923 , 2008 , pp. 69230H - 692301 --69230H-8. M. Hori et al., \"Sub-40-nm Half-Pitch Double Patterning with Resist Freezing Process\", Proc. SPIE Advances in Resist Materials and Processing Technology XXV, Vol. 6923, 2008, pp. 69230H-1--69230H-8."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509749"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572474"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509563"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514958"},{"key":"e_1_3_2_1_17_1","first-page":"488","volume-title":"Proc. IEEE\/ACM International Conference on Computer-Aided Design","author":"Yang J.-S.","year":"2008","unstructured":"J.-S. Yang and D. Z. Pan , \" Overlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology \", Proc. IEEE\/ACM International Conference on Computer-Aided Design , 2008 , pp. 488 -- 493 . J.-S. Yang and D. Z. Pan, \"Overlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology\", Proc. IEEE\/ACM International Conference on Computer-Aided Design, 2008, pp. 488--493."},{"key":"e_1_3_2_1_18_1","unstructured":"International Technology Roadmap for Semiconductors 2007 Edition http:\/\/public.itrs.net\/. International Technology Roadmap for Semiconductors 2007 Edition http:\/\/public.itrs.net\/."},{"key":"e_1_3_2_1_19_1","unstructured":"Predictive Technology Model http:\/\/www.eas.asu.edu\/~ptm. Predictive Technology Model http:\/\/www.eas.asu.edu\/~ptm."},{"key":"e_1_3_2_1_20_1","unstructured":"NANGATE http:\/\/www.nangate.com\/ NANGATE http:\/\/www.nangate.com\/"},{"key":"e_1_3_2_1_21_1","unstructured":"OPENCORES.ORG http:\/\/www.opencores.org\/. OPENCORES.ORG http:\/\/www.opencores.org\/."},{"key":"e_1_3_2_1_22_1","unstructured":"ILOG CPLEX http:\/\/www.ilog.com\/products\/cplex\/. ILOG CPLEX http:\/\/www.ilog.com\/products\/cplex\/."},{"key":"e_1_3_2_1_23_1","unstructured":"Cadence RTL Compiler User's Manual. http:\/\/www.cadence.com\/. Cadence RTL Compiler User's Manual . http:\/\/www.cadence.com\/."},{"key":"e_1_3_2_1_24_1","unstructured":"Cadence SOC Encounter User's Manual. http:\/\/www.cadence.com\/. Cadence SOC Encounter User's Manual . http:\/\/www.cadence.com\/."},{"key":"e_1_3_2_1_25_1","unstructured":"Synopsys PrimeTime User's Manual. http:\/\/www.synopsys.com\/. Synopsys PrimeTime User's Manual . http:\/\/www.synopsys.com\/."}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687512","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:22Z","timestamp":1750278382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687512"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":25,"alternative-id":["10.1145\/1687399.1687512","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687512","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}