{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:31Z","timestamp":1750308811858,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-07-9-0002"],"award-info":[{"award-number":["HR0011-07-9-0002"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687516","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"631-636","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\""],"prefix":"10.1145","author":[{"given":"Aditya","family":"Bansal","sequence":"first","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]},{"given":"Rama N.","family":"Singh","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]},{"given":"Rouwaida N.","family":"Kanj","sequence":"additional","affiliation":[{"name":"IBM Austin Research, Austin, TX"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Jin-Fuw","family":"Lee","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]},{"given":"Emrah","family":"Acar","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]},{"given":"Amith","family":"Singhee","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]},{"given":"Keunwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan"}]},{"given":"Sani","family":"Nassif","sequence":"additional","affiliation":[{"name":"IBM Austin Research, Austin, TX"}]},{"given":"Fook-Luen","family":"Heng","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]},{"given":"Koushik K.","family":"Das","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research, Yorktown Heights, NY"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.657139"},{"key":"e_1_3_2_1_2_1","first-page":"85","article-title":"A Methodology to Analyze Circuit Impact of Process-related MOSFET Geometry","author":"Balasinski A.","year":"2004","unstructured":"A. Balasinski , \" A Methodology to Analyze Circuit Impact of Process-related MOSFET Geometry ,\" SPIE , 2004 , pp 85 -- 92 . A. Balasinski, \"A Methodology to Analyze Circuit Impact of Process-related MOSFET Geometry,\" SPIE, 2004, pp 85--92.","journal-title":"SPIE"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147100"},{"key":"e_1_3_2_1_4_1","first-page":"587","volume-title":"CICC","author":"Wang P.-H.","year":"2007","unstructured":"P.-H. Wang , B. Lee , G. Han , R. Rouse , P. Hurat , N. Verghese , \"Addressing Parametric Impact of Systematic Pattern Variations in Digital IC Design\" , CICC 2007 , pp. 587 -- 590 . P.-H. Wang, B. Lee, G. Han, R. Rouse, P. Hurat, N. Verghese, \"Addressing Parametric Impact of Systematic Pattern Variations in Digital IC Design\", CICC 2007, pp. 587--590."},{"key":"e_1_3_2_1_5_1","first-page":"65210F","article-title":"Context Specific Leakage and Delay Analysis of 65-nm Standard Cell Library for Lithography Induced Variability","author":"Tsien D.","year":"2007","unstructured":"D. Tsien , C. K. Wang , Y. Ran , \" Context Specific Leakage and Delay Analysis of 65-nm Standard Cell Library for Lithography Induced Variability ,\" SPIE , 2007 , pp. 65210F . D. Tsien, C. K. Wang, Y. Ran, \"Context Specific Leakage and Delay Analysis of 65-nm Standard Cell Library for Lithography Induced Variability,\" SPIE, 2007, pp. 65210F.","journal-title":"SPIE"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810353"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"P. Gupta A. Kahng Y. Kim S. Shah D. Sylvester \"Modeling of Non-Uniform Device Geometries For Post-Lithography Circuit Analysis\" SPIE 2006 Vol. 6156.  P. Gupta A. Kahng Y. Kim S. Shah D. Sylvester \"Modeling of Non-Uniform Device Geometries For Post-Lithography Circuit Analysis\" SPIE 2006 Vol. 6156.","DOI":"10.1117\/12.658087"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147108"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147111"},{"key":"e_1_3_2_1_10_1","first-page":"90","article-title":"DFM EDA Technology: A Lithographic Perspective","author":"Mason M. E.","year":"2007","unstructured":"M. E. Mason , \" DFM EDA Technology: A Lithographic Perspective \", VLSI Tech. 2007 , pp. 90 -- 91 . M. E. Mason, \"DFM EDA Technology: A Lithographic Perspective\", VLSI Tech. 2007, pp. 90--91.","journal-title":"VLSI Tech."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810363"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.913387"},{"key":"e_1_3_2_1_13_1","first-page":"474","volume-title":"ISSCC","author":"Zhang K.","year":"2005","unstructured":"K. Zhang , U. Bhattacharya , Z. Chen , F. Hamzaoglu , D. Murray , N. Vallepalli , Y. Wang , B. Zheng , M. Bohr , \" SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction \", ISSCC , 2005 , pp 474 -- 475 . K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray, N. Vallepalli, Y. Wang, B. Zheng, M. Bohr, \"SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction\", ISSCC, 2005, pp 474--475."},{"key":"e_1_3_2_1_14_1","first-page":"161","article-title":"Towards Through- Process Layout Quality Metrics","author":"Heng F.-L.","year":"2005","unstructured":"F.-L. Heng , J.-F. Lee , P. Gupta , \" Towards Through- Process Layout Quality Metrics ,\" SPIE , 2005 , pp 161 -- 167 . F.-L. Heng, J.-F. Lee, P. Gupta, \"Towards Through- Process Layout Quality Metrics,\" SPIE, 2005, pp 161--167.","journal-title":"SPIE"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.657051"},{"key":"e_1_3_2_1_16_1","first-page":"734","article-title":"A Design Model for Random Process Variability","author":"Wang V.","year":"2008","unstructured":"V. Wang , K. Agarwal , S. Nassif , K. Nowka , D. Markovic , \" A Design Model for Random Process Variability \", ISQED , 2008 , pp. 734 -- 737 . V. Wang, K. Agarwal, S. Nassif, K. Nowka, D. Markovic, \"A Design Model for Random Process Variability\", ISQED, 2008, pp. 734--737.","journal-title":"ISQED"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167712"},{"key":"e_1_3_2_1_19_1","volume-title":"Fundamentals of Modern VLSI Devices","author":"Taur Y.","year":"2001","unstructured":"Y. Taur , T. H. Ning , Fundamentals of Modern VLSI Devices , 2001 . Y. Taur, T. H. Ning, Fundamentals of Modern VLSI Devices, 2001."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_3_2_1_21_1","volume-title":"Sampling Techniques","author":"Cochran W. G.","year":"1977","unstructured":"W. G. Cochran , Sampling Techniques , NY Wiley , 1977 . W. G. Cochran, Sampling Techniques, NY Wiley, 1977."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.656521"},{"key":"e_1_3_2_1_23_1","first-page":"128","article-title":"Stable SRAM Cell Design for the 32 nm Node and Beyond","author":"L.","year":"2005","unstructured":"L. Chang et. al. , \" Stable SRAM Cell Design for the 32 nm Node and Beyond \", VLSI Tech. Sym. 2005 , pp. 128 -- 129 . L. Chang et. al., \"Stable SRAM Cell Design for the 32 nm Node and Beyond\", VLSI Tech. Sym. 2005, pp. 128--129.","journal-title":"VLSI Tech. Sym."}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687516","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:22Z","timestamp":1750278382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687516"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":23,"alternative-id":["10.1145\/1687399.1687516","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687516","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}