{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T13:26:27Z","timestamp":1762176387991,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0541465"],"award-info":[{"award-number":["CCF-0541465"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687521","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"658-665","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies"],"prefix":"10.1145","author":[{"given":"Chuan","family":"Xu","sequence":"first","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lijun","family":"Jiang","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seshadri K.","family":"Kolluri","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Barry J.","family":"Rubin","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alina","family":"Deutsch","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Howard","family":"Smith","sequence":"additional","affiliation":[{"name":"IBM EDA, Poughkeepsie, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaustav","family":"Banerjee","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"volume-title":"Roadmap for Semiconductors (ITRS)","year":"2007","unstructured":"Intl. Tech. Roadmap for Semiconductors (ITRS) , 2007 . Available: http:\/\/public.itrs.net Intl. Tech. Roadmap for Semiconductors (ITRS), 2007. Available: http:\/\/public.itrs.net","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/309847.310093"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TED.2005.859612"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1063\/1.126904"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/101.960685"},{"key":"e_1_3_2_1_6_1","first-page":"595","article-title":"Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs","author":"Sillon N.","year":"2008","unstructured":"N. Sillon , A. Astier , H. Boutry , L. Di Cioccio , D. Henry , and P. Leduc , \" Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs ,\" IEEE International Electron Devices Meeting (IEDM) , 2008 , pp. 595 -- 598 . N. Sillon, A. Astier, H. Boutry, L. Di Cioccio, D. Henry, and P. Leduc, \"Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs,\" IEEE International Electron Devices Meeting (IEDM), 2008, pp. 595--598.","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1146909.1147160"},{"key":"e_1_3_2_1_8_1","first-page":"233","article-title":"Effects of non-uniform substrate temperature on the clock signal integrity in high performance designs","author":"Ajami A. H.","year":"2001","unstructured":"A. H. Ajami , M. Pedram , and K. Banerjee , \" Effects of non-uniform substrate temperature on the clock signal integrity in high performance designs ,\" IEEE Custom Integrated Circuit Conf. , 2001 , pp. 233 -- 236 . A. H. Ajami, M. Pedram, and K. Banerjee, \"Effects of non-uniform substrate temperature on the clock signal integrity in high performance designs,\" IEEE Custom Integrated Circuit Conf., 2001, pp. 233--236.","journal-title":"IEEE Custom Integrated Circuit Conf."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/95.725203"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings, 41st IMAPS Symposium","author":"Wakil J.","year":"2008","unstructured":"J. Wakil , E. G. Colgan , L. Jiang , BEOL Thermal Characterization for 3- D Packaging ,\" Proceedings, 41st IMAPS Symposium , 2008 . J. Wakil, E. G. Colgan, L. Jiang, et al, \"BEOL Thermal Characterization for 3-D Packaging,\" Proceedings, 41st IMAPS Symposium, 2008."},{"key":"e_1_3_2_1_11_1","volume-title":"Thermal Conductance of IC Interconnects Embedded in Dielectrics,\" IEEE IRW Final Report","author":"Harmon D.","year":"1998","unstructured":"D. Harmon , J. Gill , and T. Sullivan , \" Thermal Conductance of IC Interconnects Embedded in Dielectrics,\" IEEE IRW Final Report , 1998 . D. Harmon, J. Gill, and T. Sullivan, \"Thermal Conductance of IC Interconnects Embedded in Dielectrics,\" IEEE IRW Final Report, 1998."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/43.828548"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/55.974803"},{"key":"e_1_3_2_1_14_1","first-page":"336","article-title":"Modeling and Analysis of Via Hot Spots and Implications for ULSI Interconnect Reliability","author":"Im S.","year":"2002","unstructured":"S. Im , K. Banerjee and K. E. Goodson , \" Modeling and Analysis of Via Hot Spots and Implications for ULSI Interconnect Reliability ,\" IEEE International Reliability Physics Symposium , 2002 , pp. 336 -- 345 . S. Im, K. Banerjee and K. E. Goodson, \"Modeling and Analysis of Via Hot Spots and Implications for ULSI Interconnect Reliability,\" IEEE International Reliability Physics Symposium, 2002, pp. 336--345.","journal-title":"IEEE International Reliability Physics Symposium"},{"unstructured":"T. Y. Chiang and K. C. Saraswat \"Closed-form Analytical Thermal Model for Accurate Temperature Estimation of Multilevel ULSI Interconnects \" 2003 Symposium on VLSI Circuits Digest of Technical Papers.  T. Y. Chiang and K. C. Saraswat \"Closed-form Analytical Thermal Model for Accurate Temperature Estimation of Multilevel ULSI Interconnects \" 2003 Symposium on VLSI Circuits Digest of Technical Papers .","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","first-page":"279","article-title":"Thermal Modeling of On-Chip Interconnects and 3D Packaging Using EM Tools","author":"Jiang L.","year":"2008","unstructured":"L. Jiang , S. Kolluri , B. J. Rubin , , \" Thermal Modeling of On-Chip Interconnects and 3D Packaging Using EM Tools ,\" IEEE Electrical Performance of Electronic Packaging , 2008 , pp. 279 -- 282 . L. Jiang, S. Kolluri, B. J. Rubin, et al, \"Thermal Modeling of On-Chip Interconnects and 3D Packaging Using EM Tools,\" IEEE Electrical Performance of Electronic Packaging, 2008, pp. 279--282.","journal-title":"IEEE Electrical Performance of Electronic Packaging"},{"unstructured":"IBM Electromagnetic Field Solver Suite of Tools (EIP Tools): http:\/\/www.alphaworks.ibm.com\/tech\/eip  IBM Electromagnetic Field Solver Suite of Tools (EIP Tools): http:\/\/www.alphaworks.ibm.com\/tech\/eip","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/55.144942"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/T-ED.1969.16754"},{"issue":"1","key":"e_1_3_2_1_20_1","first-page":"2","article-title":"In-situ ultra-high vacuum studies of electromigration in copper films","volume":"262","author":"Jo B. H.","year":"1995","unstructured":"B. H. Jo and R. W. Vook , \" In-situ ultra-high vacuum studies of electromigration in copper films ,\" Thin Solid Films , vol. 262 , no. 1 -- 2 , 1995 , pp. 129--134. B. H. Jo and R. W. Vook, \"In-situ ultra-high vacuum studies of electromigration in copper films,\" Thin Solid Films, vol. 262, no. 1--2, 1995, pp. 129--134.","journal-title":"Thin Solid Films"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"acronym":"ICCAD '09","name":"ICCAD '09: The International Conference on Computer-Aided Design","location":"San Jose California"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687521","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:23Z","timestamp":1750278383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687521"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":20,"alternative-id":["10.1145\/1687399.1687521","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687521","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}