{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:32Z","timestamp":1750308812432,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003393","name":"Fujitsu","doi-asserted-by":"publisher","award":["UC MICRO"],"award-info":[{"award-number":["UC MICRO"]}],"id":[{"id":"10.13039\/501100003393","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Actel and Fujitsu","award":["UC MICRO"],"award-info":[{"award-number":["UC MICRO"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687534","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"725-730","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Joint design-time and post-silicon optimization for digitally tuned analog circuits"],"prefix":"10.1145","author":[{"given":"Wei","family":"Yao","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar","family":"Pamarti","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.972152"},{"key":"e_1_3_2_1_2_1","article-title":"Design of low voltage cmos continuous-time filter with on-chip automatic tuning","author":"Huang H.","year":"2001","unstructured":"H. Huang and E. K. F. Lee , \" Design of low voltage cmos continuous-time filter with on-chip automatic tuning ,\" J. Solid-State Circuits , 2001 . H. Huang and E. K. F. Lee, \"Design of low voltage cmos continuous-time filter with on-chip automatic tuning,\" J. Solid-State Circuits, 2001.","journal-title":"J. Solid-State Circuits"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764850"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/984458.984494"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/993483"},{"key":"e_1_3_2_1_6_1","volume-title":"Custom Integrated Circuits Conference","author":"Tao Y.","year":"2005","unstructured":"Y. Tao , W. Bereza , R. Patel , S. Shumarayev , and T. Kwasniewski , \" A signal integrity-based link performance simulation platform,\" Proc . Custom Integrated Circuits Conference , 2005 . Y. Tao, W. Bereza, R. Patel, S. Shumarayev, and T. Kwasniewski, \"A signal integrity-based link performance simulation platform,\" Proc. Custom Integrated Circuits Conference, 2005."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391595"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391698"},{"key":"e_1_3_2_1_9_1","first-page":"124","volume-title":"Adaptive bandwidth dlls and plls using regulated supply cmos buffers","author":"Sidiropoulos S.","year":"2000","unstructured":"S. Sidiropoulos , D. Liu , J. Kim , G. Wei , and M. Horowitz , \" Adaptive bandwidth dlls and plls using regulated supply cmos buffers ,\" pp. 124 -- 127 , 2000 . S. Sidiropoulos, D. Liu, J. Kim, G. Wei, and M. Horowitz, \"Adaptive bandwidth dlls and plls using regulated supply cmos buffers,\" pp. 124--127, 2000."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803935"},{"key":"e_1_3_2_1_11_1","volume-title":"Design Considerations for a Retargetable 12b 200MHz CMOS Current-Steering DAC","author":"Ita J.","year":"2003","unstructured":"J. V Ita , A. Marques , P. Azevedo , and J. Franca , Design Considerations for a Retargetable 12b 200MHz CMOS Current-Steering DAC . Springer US , 2003 . J. VIta, A. Marques, P. Azevedo, and J. Franca, Design Considerations for a Retargetable 12b 200MHz CMOS Current-Steering DAC. Springer US, 2003."},{"key":"e_1_3_2_1_12_1","volume-title":"Solid State Circuits Conf.","author":"Lin A. C. Y.","year":"2008","unstructured":"A. C. Y. Lin and M. J. Loinaz , \" A serial data transmitter for multiple 10gb\/s communication standards in 0.13um cmos,\" in Int . Solid State Circuits Conf. , 2008 . A. C. Y. Lin and M. J. Loinaz, \"A serial data transmitter for multiple 10gb\/s communication standards in 0.13um cmos,\" in Int. Solid State Circuits Conf., 2008."}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687534","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:23Z","timestamp":1750278383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1687399.1687534"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":12,"alternative-id":["10.1145\/1687399.1687534","10.1145\/1687399"],"URL":"https:\/\/doi.org\/10.1145\/1687399.1687534","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}