{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:13:22Z","timestamp":1763457202395,"version":"3.41.0"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2010,2]]},"abstract":"<jats:p>Hierarchical agent framework is proposed to construct a monitoring layer towards self-aware parallel systems-on-chip (SoCs). With monitoring services as a new design dimension, systems are capable of observing and reconfiguring themselves dynamically at all levels of granularity, based on application requirements and platform conditions. Agents with hierarchical priorities work adaptively and cooperatively to maintain and improve system performance in the presence of variations and faults. Function partitioning of agents and hierarchical monitoring operations on parallel SoCs are analyzed. Applying the design approach on the Network-on-Chip (NoC) platform demonstrates the design process and benefits using the novel approach.<\/jats:p>","DOI":"10.1145\/1698772.1698783","type":"journal-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:20:32Z","timestamp":1267557632000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Hierarchical agent monitoring design approach towards self-aware parallel systems-on-chip"],"prefix":"10.1145","volume":"9","author":[{"given":"Liang","family":"Guang","sequence":"first","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ethiopia","family":"Nigussie","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pekka","family":"Rantala","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jouni","family":"Isoaho","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,3,5]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Asanovic K. Bodik R. Catanzaro B. C. Gebis J. J. Husbands P. Keutzer K. Patterson D. A. Plishker W. L. Shalf J. Williams S. W. and Yelick K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. University of California Berkeley.  Asanovic K. Bodik R. Catanzaro B. C. Gebis J. J. Husbands P. Keutzer K. Patterson D. A. Plishker W. L. Shalf J. Williams S. W. and Yelick K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. University of California Berkeley."},{"volume-title":"Digest of Technical Papers of the IEEE International Solid-State Circuits Conference (ISSCC'08)","author":"Bell S.","key":"e_1_2_1_2_1","unstructured":"Bell , S. , Edwards , B. , Amann , J. , Conlin , R. , Joyce , K. , Leung , V. , MacKay , J. , Reif , M. , Bao , L. , Brown , J. , Mattina , M. , Miao , C.-C. , Ramey , C. , Wentzlaff , D. , Anderson , W. , Berger , E. , Fairbanks , N. , Khan , D. , Montenegro , F. , Stickney , J. , and Zook , J . 2008. Tile64 - processor: A 64-core soc with mesh interconnect . In Digest of Technical Papers of the IEEE International Solid-State Circuits Conference (ISSCC'08) . IEEE, 88--598. Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., MacKay, J., Reif, M., Bao, L., Brown, J., Mattina, M., Miao, C.-C., Ramey, C., Wentzlaff, D., Anderson, W., Berger, E., Fairbanks, N., Khan, D., Montenegro, F., Stickney, J., and Zook, J. 2008. Tile64 - processor: A 64-core soc with mesh interconnect. In Digest of Technical Papers of the IEEE International Solid-State Circuits Conference (ISSCC'08). IEEE, 88--598."},{"key":"e_1_2_1_3_1","article-title":"High-performance cmos variability in the 65-nm regime and beyond","volume":"50","author":"Bernstein K.","year":"2006","unstructured":"Bernstein , K. , Frank , D. J. , Gattiker , A. E. , Haensch , W. , Ji , B. L. , Nassif , S. R. , Nowak , E. J. , Pearson , D. J. , and Rohrer , N. J. 2006 . High-performance cmos variability in the 65-nm regime and beyond . IBM J. Resear. Devel. 50 , 4\/5, 433--449. Bernstein, K., Frank, D. J., Gattiker, A. E., Haensch, W., Ji, B. L., Nassif, S. R., Nowak, E. J., Pearson, D. J., and Rohrer, N. J. 2006. High-performance cmos variability in the 65-nm regime and beyond. IBM J. Resear. Devel. 50, 4\/5, 433--449.","journal-title":"IBM J. Resear. Devel."},{"volume-title":"Proceedings of the IEEE International Symposium on Electronics and the Environment. IEEE Computer Society","author":"Dickinson D.","key":"e_1_2_1_4_1","unstructured":"Dickinson , D. , Mosovsky , J. , and Houthuysen , S . 2003. Assessing integrated circuit manufacturing for environmental performance and sustainability: a full scale ic business application . In Proceedings of the IEEE International Symposium on Electronics and the Environment. IEEE Computer Society , Los Alamitos, CA, 214--219. Dickinson, D., Mosovsky, J., and Houthuysen, S. 2003. Assessing integrated circuit manufacturing for environmental performance and sustainability: a full scale ic business application. In Proceedings of the IEEE International Symposium on Electronics and the Environment. IEEE Computer Society, Los Alamitos, CA, 214--219."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.21"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00454-4_19"},{"volume-title":"Proceedings of the NORCHIP. 227--232","author":"Guang L.","key":"e_1_2_1_7_1","unstructured":"Guang , L. , Rantala , P. , Nigussie , E. , Isoaho , J. , and Tenhunen , H . 2008. Low-latency and energy-efficient monitoring interconnect for hierarchical-agent-monitored nocs . In Proceedings of the NORCHIP. 227--232 . Guang, L., Rantala, P., Nigussie, E., Isoaho, J., and Tenhunen, H. 2008. Low-latency and energy-efficient monitoring interconnect for hierarchical-agent-monitored nocs. In Proceedings of the NORCHIP. 227--232."},{"volume-title":"Proceedings of the 11th IEEE International Symposium on High Performance Distributed Computing HPDC-11","author":"Gunter D.","key":"e_1_2_1_8_1","unstructured":"Gunter , D. , Tierney , B. , Jackson , K. , Lee , J. , and Stoufer , M . 2002. Dynamic monitoring of high-performance distributed applications . In Proceedings of the 11th IEEE International Symposium on High Performance Distributed Computing HPDC-11 . IEEE Computer Society, Los Alamitos, CA, 163--170. Gunter, D., Tierney, B., Jackson, K., Lee, J., and Stoufer, M. 2002. Dynamic monitoring of high-performance distributed applications. In Proceedings of the 11th IEEE International Symposium on High Performance Distributed Computing HPDC-11. IEEE Computer Society, Los Alamitos, CA, 163--170."},{"key":"e_1_2_1_9_1","article-title":"Silicon cmos devices beyond scaling","volume":"50","author":"Haensch W.","year":"2006","unstructured":"Haensch , W. , Nowak , E. J. , Dennard , R. H. , Solomon , P. M. , Bryant , A. , Dokumaci , O. H. , Kumar , A. , Wang , X. , Johnson , J. B. , and Fischetti , M. V. 2006 . Silicon cmos devices beyond scaling . IBM J. Resear. Devel. 50 , 4\/5, 339--361. Haensch, W., Nowak, E. J., Dennard, R. H., Solomon, P. M., Bryant, A., Dokumaci, O. H., Kumar, A., Wang, X., Johnson, J. B., and Fischetti, M. V. 2006. Silicon cmos devices beyond scaling. IBM J. Resear. Devel. 50, 4\/5, 339--361.","journal-title":"IBM J. Resear. Devel."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"volume-title":"Proceedings of the 10th International Parallel Processing Symposium (IPPS'96)","author":"He S.","key":"e_1_2_1_11_1","unstructured":"He , S. and Torkelson , M . 1996. A new approach to pipeline fft processor . In Proceedings of the 10th International Parallel Processing Symposium (IPPS'96) . IEEE Computer Society, Los Alamitos, CA, 766--770. He, S. and Torkelson, M. 1996. A new approach to pipeline fft processor. In Proceedings of the 10th International Parallel Processing Symposium (IPPS'96). IEEE Computer Society, Los Alamitos, CA, 766--770."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"e_1_2_1_13_1","volume-title":"International technology roadmap for semiconductors\u2014design","author":"ITRS Technology Working Group","year":"2007","unstructured":"ITRS Technology Working Group . 2007. International technology roadmap for semiconductors\u2014design , 2007 Ed. ITRS Technology Working Group . ITRS Technology Working Group. 2007. International technology roadmap for semiconductors\u2014design, 2007 Ed. ITRS Technology Working Group."},{"volume-title":"Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation","author":"Jantsch A.","key":"e_1_2_1_14_1","unstructured":"Jantsch , A. 2003. Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation . Morgan Kaufmann Publishers Inc ., San Francisco, CA. Jantsch, A. 2003. Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation. Morgan Kaufmann Publishers Inc., San Francisco, CA."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74943"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"volume-title":"Proceedingss of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA'08)","author":"Kim W.","key":"e_1_2_1_17_1","unstructured":"Kim , W. , Gupta , M. , Wei , G.-Y. , and Brooks , D . 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators . In Proceedingss of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA'08) . 123--134. Kim, W., Gupta, M., Wei, G.-Y., and Brooks, D. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedingss of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA'08). 123--134."},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Kissler D. Strawetz A. Hannig F. and Teich J. 2009. Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures. In Revised Selected Papers from PATMOS 2008. Springer-Verlag 307--317.  Kissler D. Strawetz A. Hannig F. and Teich J. 2009. Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures. In Revised Selected Papers from PATMOS 2008. Springer-Verlag 307--317.","DOI":"10.1007\/978-3-540-95948-9_31"},{"volume-title":"Proceedingss of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'02)","author":"Kumar S.","key":"e_1_2_1_19_1","unstructured":"Kumar , S. , Jantsch , A. , Soininen , J. , Forsell , M. , Millberg , M. , Berg , J. , Tiensyrj , K. , and Hemani , A . 2002. A network on chip architecture and design methodology . In Proceedingss of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'02) . IEEE Computer Society, Los Alamitos, CA, 117. Kumar, S., Jantsch, A., Soininen, J., Forsell, M., Millberg, M., Berg, J., Tiensyrj, K., and Hemani, A. 2002. A network on chip architecture and design methodology. In Proceedingss of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'02). IEEE Computer Society, Los Alamitos, CA, 117."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Lehtonen T. Liljeberg P. and Plosila J. 2007. Online reconfigurable self-timed links for fault tolerant noc. VLSI Des. 13.  Lehtonen T. Liljeberg P. and Plosila J. 2007. Online reconfigurable self-timed links for fault tolerant noc. VLSI Des. 13.","DOI":"10.1155\/2007\/94676"},{"volume-title":"Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS'04)","author":"Lin H.-L.","key":"e_1_2_1_22_1","unstructured":"Lin , H.-L. , Lin , H. , Chen , Y.-C. , and Chang , R . 2004. A novel pipelined fast fourier transform architecture for double rate ofdm systems . In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS'04) . IEEE, 7--11. Lin, H.-L., Lin, H., Chen, Y.-C., and Chang, R. 2004. A novel pipelined fast fourier transform architecture for double rate ofdm systems. In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS'04). IEEE, 7--11."},{"key":"e_1_2_1_23_1","unstructured":"Marculescu R. 2004. Energy fault-tolerance and scalability issues in designing network-on-chip. Tutorial at ASP-DAC.  Marculescu R. 2004. Energy fault-tolerance and scalability issues in designing network-on-chip. Tutorial at ASP-DAC."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278509"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the International Symposium on System-on-chip (SoC'07)","author":"Rabaey J. M.","year":"2007","unstructured":"Rabaey , J. M. 2007 . Scaling the power wall: Revisiting the low-power design rules . In Proceedings of the International Symposium on System-on-chip (SoC'07) . Rabaey, J. M. 2007. Scaling the power wall: Revisiting the low-power design rules. In Proceedings of the International Symposium on System-on-chip (SoC'07)."},{"volume-title":"Proceedings of the Engineering of Reconfigurable Systems and Algorithms Conference (ERSA). CSREA Press, 207--210","author":"Rantala P.","key":"e_1_2_1_26_1","unstructured":"Rantala , P. , Isoaho , J. , and Tenhunen , H . 2007. Agent-based reconfigurability for fault-tolerance in network-on-chip . In Proceedings of the Engineering of Reconfigurable Systems and Algorithms Conference (ERSA). CSREA Press, 207--210 . Rantala, P., Isoaho, J., and Tenhunen, H. 2007. Agent-based reconfigurability for fault-tolerance in network-on-chip. In Proceedings of the Engineering of Reconfigurable Systems and Algorithms Conference (ERSA). CSREA Press, 207--210."},{"volume-title":"Proceedings of the 23rd IEEE International Symposium on Reliable Distributed Systems (SRDS'04)","author":"Rota S. R.","key":"e_1_2_1_27_1","unstructured":"Rota , S. R. and Almeida Jr., J. R. D. 2004. Run-time monitoring for dependable systems: An approach and a case study . In Proceedings of the 23rd IEEE International Symposium on Reliable Distributed Systems (SRDS'04) . IEEE Computer Society, Los Alamitos, CA, 41--49. Rota, S. R. and Almeida Jr., J. R. D. 2004. Run-time monitoring for dependable systems: An approach and a case study. In Proceedings of the 23rd IEEE International Symposium on Reliable Distributed Systems (SRDS'04). IEEE Computer Society, Los Alamitos, CA, 41--49."},{"key":"e_1_2_1_28_1","unstructured":"Sangiovanni-Vincentelli A. 2002. Defining platform-based design. EEDesign of EETimes.  Sangiovanni-Vincentelli A. 2002. Defining platform-based design. EEDesign of EETimes."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.970421"},{"volume-title":"Proceedings of the 7th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing. IEEE, 113--128","author":"Schattkowsky T.","key":"e_1_2_1_30_1","unstructured":"Schattkowsky , T. and Muller , W . 2004. Model-based design of embedded systems . In Proceedings of the 7th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing. IEEE, 113--128 . Schattkowsky, T. and Muller, W. 2004. Model-based design of embedded systems. In Proceedings of the 7th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing. IEEE, 113--128."},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC'08)","author":"Shamshiri S.","key":"e_1_2_1_31_1","unstructured":"Shamshiri , S. , Lisherness , P. , Pan , S.-J. , and Cheng , K . -T. 2008. A cost analysis framework for multi-core systems with spares . In Proceedings of the IEEE International Test Conference (ITC'08) . 1--8. Shamshiri, S., Lisherness, P., Pan, S.-J., and Cheng, K.-T. 2008. A cost analysis framework for multi-core systems with spares. In Proceedings of the IEEE International Test Conference (ITC'08). 1--8."},{"volume-title":"Proceedings of the International Symposium of High Performance Computer Architecture (HPCA'03)","author":"Shang L.","key":"e_1_2_1_32_1","unstructured":"Shang , L. , Peh , L.-S. , and Jha , N . 2003. Dynamic voltage scaling with links for power optimization of interconnection networks . In Proceedings of the International Symposium of High Performance Computer Architecture (HPCA'03) . IEEE Computer Society, Los Alamitos, CA, 91--102. Shang, L., Peh, L.-S., and Jha, N. 2003. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of the International Symposium of High Performance Computer Architecture (HPCA'03). IEEE Computer Society, Los Alamitos, CA, 91--102."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.43"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.145"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"volume-title":"Digest of Technical Papers. IEEE International Solid-State Circuits Conference (ISSCC'07)","author":"Vangal S.","key":"e_1_2_1_39_1","unstructured":"Vangal , S. , Howard , J. , Ruhl , G. , Dighe , S. , Wilson , H. , Tschanz , J. , Finan , D. , Iyer , P. , Singh , A. , Jacob , T. , Jain , S. , Venkataraman , S. , Hoskote , Y. , and Borkar , N . 2007. An 80-tile 1.28tflops network-on-chip in 65nm CMOS . In Digest of Technical Papers. IEEE International Solid-State Circuits Conference (ISSCC'07) . IEEE, International, 98--589. Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., and Borkar, N. 2007. An 80-tile 1.28tflops network-on-chip in 65nm CMOS. In Digest of Technical Papers. IEEE International Solid-State Circuits Conference (ISSCC'07). IEEE, International, 98--589."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"volume-title":"Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society Press","author":"Wang H.-S.","key":"e_1_2_1_41_1","unstructured":"Wang , H.-S. , Zhu , X. , Peh , L.-S. , and Malik , S . 2002a. Orion: a power-performance simulator for interconnection networks . In Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society Press , Los Alamitos, CA, 294--305. Wang, H.-S., Zhu, X., Peh, L.-S., and Malik, S. 2002a. Orion: a power-performance simulator for interconnection networks. In Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society Press, Los Alamitos, CA, 294--305."},{"volume-title":"Proceedings of the 18th International Conference on Data Engineering. IEEE Computer Society","author":"Wang M.","key":"e_1_2_1_42_1","unstructured":"Wang , M. , Madhyastha , T. , Chan , N. H. , Papadimitriou , S. , and Faloutsos , C . 2002b. Data mining meets performance evaluation: fast algorithms for modeling bursty traffic . In Proceedings of the 18th International Conference on Data Engineering. IEEE Computer Society , Los Alamitos, CA, 507--516. Wang, M., Madhyastha, T., Chan, N. H., Papadimitriou, S., and Faloutsos, C. 2002b. Data mining meets performance evaluation: fast algorithms for modeling bursty traffic. In Proceedings of the 18th International Conference on Data Engineering. IEEE Computer Society, Los Alamitos, CA, 507--516."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.421.0045"},{"volume-title":"Proceedings of the IEEE Symposium on VLSI Circuits. 22--23","author":"Wibben J.","key":"e_1_2_1_44_1","unstructured":"Wibben , J. and Harjani , R . 2007. A high efficiency dc-dc converter using 2nh on-chip inductors . In Proceedings of the IEEE Symposium on VLSI Circuits. 22--23 . Wibben, J. and Harjani, R. 2007. A high efficiency dc-dc converter using 2nh on-chip inductors. In Proceedings of the IEEE Symposium on VLSI Circuits. 22--23."},{"key":"e_1_2_1_45_1","article-title":"Hardware\/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip","volume":"1","author":"Zergainoh N.-E.","year":"2005","unstructured":"Zergainoh , N.-E. , Baghdadi , A. , and Jerraya , A. A. 2005 . Hardware\/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip . J. Embedd. Syst. 1 , 1\/2, 112--124. Zergainoh, N.-E., Baghdadi, A., and Jerraya, A. A. 2005. Hardware\/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip. J. Embedd. Syst. 1, 1\/2, 112--124.","journal-title":"J. Embedd. Syst."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912028"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1698772.1698783","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1698772.1698783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:58Z","timestamp":1750278178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1698772.1698783"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":45,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,2]]}},"alternative-id":["10.1145\/1698772.1698783"],"URL":"https:\/\/doi.org\/10.1145\/1698772.1698783","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2010,2]]},"assertion":[{"value":"2008-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-03-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}