{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T10:13:02Z","timestamp":1760955182742,"version":"3.41.0"},"reference-count":40,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004965","name":"Sixth Framework Programme","doi-asserted-by":"publisher","award":["FP6-2004-IST-4-027611"],"award-info":[{"award-number":["FP6-2004-IST-4-027611"]}],"id":[{"id":"10.13039\/501100004965","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Czech Ministry of Education","award":["IM0567"],"award-info":[{"award-number":["IM0567"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2010,2]]},"abstract":"<jats:p>Adaptive filters are widely used in many applications of digital signal processing. Digital communications and digital video broadcasting are just two examples. Traditionally, small embedded systems have employed the least computationally intensive filter adaptive algorithms, such as normalized least mean squares (NLMS). This article shows that FPGA devices are a highly suitable platform for more computationally intensive adaptive algorithms. We present an optimized core which implements GSFAP. GSFAP is an algorithm with far superior adaptation properties than NLMS, and with only slightly higher computational complexity. To further optimize resource requirements we use logarithmic arithmetic, rather than conventional floating point, within the custom core. Our design makes effective use of the pipelined logarithmic addition units, and takes advantage of the very low cost of logarithmic multiplication and division. The resulting GSFAP core can be clocked at more than 80MHz on a one million-gate Xilinx XC2V1000-4 device. The core can be used to implement adaptive filters of orders 20 to 1000 performing echo cancellation on speech signals at a sampling rate exceeding 50kHz. For comparison, we implemented a similar NLMS core and found that although it is slightly smaller than the GSFAP core and allows a higher signal sampling rate for the corresponding filter orders, the GSFAP core has adaptation properties that are much superior to NLMS, and that our core can provide very sophisticated adaptive filtering capabilities for resource-constrained embedded systems.<\/jats:p>","DOI":"10.1145\/1698772.1698787","type":"journal-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:20:32Z","timestamp":1267557632000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systems"],"prefix":"10.1145","volume":"9","author":[{"given":"Milan","family":"Tichy","sequence":"first","affiliation":[{"name":"Academy of Sciences of the Czech Republic, Czech Republic"}]},{"given":"Jan","family":"Schier","sequence":"additional","affiliation":[{"name":"Academy of Sciences of the Czech Republic, Czech Republic"}]},{"given":"David","family":"Gregg","sequence":"additional","affiliation":[{"name":"Trinity College Dublin, Dublin2, Ireland"}]}],"member":"320","published-online":{"date-parts":[[2010,3,5]]},"reference":[{"volume-title":"Proceedings of the Workshop on Signal Processing Systems (SIPS'02)","author":"Albu F.","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP'02)","author":"Albu F.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Albu F. Kadlec J. Softley C. Matousek R. Hermanek A. Fagan A. and Coleman N. 2001. Implementation of (normalized) RLS lattice on Virtex. In Field-Programmable Logic and Applications. G. J. Brebner and R. Woods Eds. Lecture Notes in Computer Science. vol. 2147 Springer-Verlag Berlin.   Albu F. Kadlec J. Softley C. Matousek R. Hermanek A. Fagan A. and Coleman N. 2001. Implementation of (normalized) RLS lattice on Virtex. In Field-Programmable Logic and Applications. G. J. Brebner and R. Woods Eds. Lecture Notes in Computer Science. vol. 2147 Springer-Verlag Berlin.","DOI":"10.1007\/3-540-44687-7_10"},{"volume-title":"Proceedings of the 12th Annual Symposium on Field-Programmable Custom Computing Machines (FCCM'04)","author":"Boppana D.","key":"e_1_2_1_4_1"},{"volume":"1","volume-title":"Proceedings of the Region 10 Conference TENCON99","author":"Chew W. C.","key":"e_1_2_1_5_1"},{"volume":"8","volume-title":"Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP'83)","author":"Cioffi J.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19951304"},{"volume-title":"Proceedings of the 14th IEEE Symposium on Computer Arithmetic. IEEE, 142--151","author":"Coleman J. N.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.863040"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70791"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2000.861975"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPAA.1993.380010"},{"volume":"5","volume-title":"Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP'95)","author":"Gay S. L.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","unstructured":"Hageman L. A. and Young D. M. 1981. Applied Iterative Methods. Academic Press New York.  Hageman L. A. and Young D. M. 1981. Applied Iterative Methods. Academic Press New York."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.6"},{"edition":"4","volume-title":"Adaptive Filter Theory","author":"Haykin S.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","first-page":"754","article-title":"An American National Standard: IEEE Standard for Binary Floating-Point Arithmetic. Institute of Electrical and Electronics Engineers, Inc","author":"Institute of Electrical and Electronics Engineers, Inc.","year":"1985","journal-title":"New York. ANSI\/IEEE Std"},{"volume-title":"Proceedings of the Asia-Pacific Conference on ASIC. IEEE, 299--302","author":"Jang S. A.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","unstructured":"Kadlec J. Matousek R. Hermanek A. Licko M. and Tichy M. 2002. Lattice for FPGAs using logarithmic arithmetic. Electro. Engin. Des. 74 906 53--56.  Kadlec J. Matousek R. Hermanek A. Licko M. and Tichy M. 2002. Lattice for FPGAs using logarithmic arithmetic. Electro. Engin. Des. 74 906 53--56."},{"key":"e_1_2_1_20_1","unstructured":"Kalouptsidis N. and Theodoridis S. 1993. Adaptative System Identification and Signal Processing Algorithms. Prentice Hall Englewood Cliffs NJ.   Kalouptsidis N. and Theodoridis S. 1993. Adaptative System Identification and Signal Processing Algorithms. Prentice Hall Englewood Cliffs NJ."},{"volume-title":"Proceedings of the Active'95","author":"Kaneda Y.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1974.1092056"},{"edition":"2","volume-title":"Computer Arithmetic Algorithms","author":"Koren I.","key":"e_1_2_1_23_1"},{"volume-title":"Proceedings of the London Communications Symposium","author":"Liu J.","key":"e_1_2_1_24_1"},{"volume-title":"Proceedings of the 7th Digital Signal Processing Workshop. IEEE, 354--357","author":"Liu Q. G.","key":"e_1_2_1_25_1"},{"edition":"2","volume-title":"Linear and Nonlinear Programming","author":"Luenberger D. G.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Matousek R. Tichy M. Pohl Z. Kadlec J. Softley C. and Coleman N. 2002. Logarithmic number system and floating-point arithmetics on FPGA. In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream M. Glesner P. Zipf and M. Renovell Ed. Lecture Notes in Computer Science. vol. 2438. Springer-Verlag Berlin.   Matousek R. Tichy M. Pohl Z. Kadlec J. Softley C. and Coleman N. 2002. Logarithmic number system and floating-point arithmetics on FPGA. In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream M. Glesner P. Zipf and M. Renovell Ed. Lecture Notes in Computer Science. vol. 2438. Springer-Verlag Berlin.","DOI":"10.1007\/3-540-46117-5_65"},{"key":"e_1_2_1_28_1","first-page":"126","article-title":"An adaptive filtering algorithm using an orthogonal projection to an affine subspace and its properties","volume":"5","author":"Ozeki K.","year":"1984","journal-title":"Electron. Comm. Japan 67-A"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611877"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/78.80769"},{"volume-title":"Proceedings of the 10th Real-Time and Embedded Technology and Applications Symposium (RTAS'04)","author":"Sucha P.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224172"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19900858"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSPWS.2006.265444"},{"key":"e_1_2_1_37_1","unstructured":"Widrow B. and Stearns S. D. 1985. Adaptive Signal Processing. Prentice Hall Englewood Cliffs NJ.   Widrow B. and Stearns S. D. 1985. Adaptive Signal Processing. Prentice Hall Englewood Cliffs NJ."},{"key":"e_1_2_1_38_1","unstructured":"Xilinx Inc. 2005. Virtex-II Platform FPGAs: Complete Data Sheet v3.4 Ed. Xilinx Inc. Product Specification.  Xilinx Inc. 2005. Virtex-II Platform FPGAs: Complete Data Sheet v3.4 Ed. Xilinx Inc. Product Specification."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.90098"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2005.843765"},{"volume-title":"Proceedings of the 2nd International Workshop on Signal Processing for Wireless Communications. 155--159","author":"Zakharov Y. V.","key":"e_1_2_1_41_1"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1698772.1698787","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1698772.1698787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:58Z","timestamp":1750278178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1698772.1698787"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":40,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,2]]}},"alternative-id":["10.1145\/1698772.1698787"],"URL":"https:\/\/doi.org\/10.1145\/1698772.1698787","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2010,2]]},"assertion":[{"value":"2007-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-03-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}