{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:07Z","timestamp":1750307587744,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,15]],"date-time":"2009-10-15T00:00:00Z","timestamp":1255564800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC-97-2218-E-007-009NSC-97-2220-E-007-020"],"award-info":[{"award-number":["NSC-97-2218-E-007-009NSC-97-2220-E-007-020"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Taiwan Ministry of Education","award":["98J0052EA"],"award-info":[{"award-number":["98J0052EA"]}]},{"DOI":"10.13039\/501100004725","name":"Ministry of Economic Affairs","doi-asserted-by":"publisher","award":["MOEA-97-EC-17A-01-S1-034"],"award-info":[{"award-number":["MOEA-97-EC-17A-01-S1-034"]}],"id":[{"id":"10.13039\/501100004725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,15]]},"DOI":"10.1145\/1719010.1719021","type":"proceedings-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T13:16:50Z","timestamp":1282655810000},"page":"64-70","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Configurable SID-based multi-core simulators for embedded system education"],"prefix":"10.1145","author":[{"given":"Chung-Wen","family":"Huang","sequence":"first","affiliation":[{"name":"National Tsing-Hua University, Hsin-Chu, Taiwan"}]},{"given":"Wei-Kuan","family":"Shih","sequence":"additional","affiliation":[{"name":"National Tsing-Hua University, Hsin-Chu, Taiwan"}]},{"given":"Yarsun","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Tsing-Hua University, Hsin-Chu, Taiwan"}]},{"given":"Jenq Kuen","family":"Lee","sequence":"additional","affiliation":[{"name":"National Tsing-Hua University, Hsin-Chu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2009,10,15]]},"reference":[{"volume-title":"http:\/\/www.eclipse.org\/","year":"2001","key":"e_1_3_2_1_1_1","unstructured":"Eclipse platform. IBM , http:\/\/www.eclipse.org\/ , 2001 . Eclipse platform. IBM, http:\/\/www.eclipse.org\/, 2001."},{"key":"e_1_3_2_1_2_1","unstructured":"SID simulator component developer's guide. Red Hat Inc. http:\/\/sources.redhat.com\/sid\/ 2001.  SID simulator component developer's guide. Red Hat Inc. http:\/\/sources.redhat.com\/sid\/ 2001."},{"key":"e_1_3_2_1_3_1","unstructured":"Openmax application layer application programming interface specification. The Khronos Group Inc. http:\/\/www.khronos.org\/openmax\/ 2007.  Openmax application layer application programming interface specification. The Khronos Group Inc. http:\/\/www.khronos.org\/openmax\/ 2007."},{"key":"e_1_3_2_1_4_1","volume-title":"http:\/\/www.ocpip.org","author":"Open core protocol specification release 2.1. OCP-IP Association","year":"2008","unstructured":"Open core protocol specification release 2.1. OCP-IP Association , http:\/\/www.ocpip.org , 2008 . Open core protocol specification release 2.1. OCP-IP Association, http:\/\/www.ocpip.org, 2008."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the Fall Microprocessor Forum 2006","author":"Chang D. C.-W.","year":"2006","unstructured":"D. C.-W. Chang . PAC digital signal processor . In Proceedings of the Fall Microprocessor Forum 2006 . In-Stat\/MDR , 2006 . D. C.-W. Chang. PAC digital signal processor. In Proceedings of the Fall Microprocessor Forum 2006. In-Stat\/MDR, 2006."},{"key":"e_1_3_2_1_6_1","first-page":"3","volume-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"Guthaus M.","year":"2001","unstructured":"M. Guthaus , J. Ringenberg , D. Ernst , T. Austin , T. Mudge , and T. Brown . Mibench: A free, commercially representative embedded benchmark suite . pages 3 -- 14 , December 2001 . M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and T. Brown. Mibench: A free, commercially representative embedded benchmark suite. pages 3--14, December 2001."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.32"},{"key":"e_1_3_2_1_8_1","volume-title":"The 20th VLSI Design\/CAD Symposium","author":"Huang C.-W.","year":"2009","unstructured":"C.-W. Huang , S.-C. Chi , S.-H. Lin , and J.-K. Lee . Enable time-reversible execution on processor-based system level modeling . In The 20th VLSI Design\/CAD Symposium , 2009 . C.-W. Huang, S.-C. Chi, S.-H. Lin, and J.-K. Lee. Enable time-reversible execution on processor-based system level modeling. In The 20th VLSI Design\/CAD Symposium, 2009."},{"key":"e_1_3_2_1_9_1","first-page":"330","volume-title":"In International Symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-smith . Mediabench: A tool for evaluating and synthesizing multimedia and communications systems . In In International Symposium on Microarchitecture , pages 330 -- 335 , 1997 . C. Lee, M. Potkonjak, and W. H. Mangione-smith. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In In International Symposium on Microarchitecture, pages 330--335, 1997."},{"key":"e_1_3_2_1_10_1","volume-title":"On-Chip Communication Architectures: System on Chip Interconnect","author":"Pasricha S.","year":"2008","unstructured":"S. Pasricha and N. Dutt . On-Chip Communication Architectures: System on Chip Interconnect . Morgan Kaufmann Publisher , 2008 . S. Pasricha and N. Dutt. On-Chip Communication Architectures: System on Chip Interconnect. Morgan Kaufmann Publisher, 2008."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2006.40"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of 5th International Conference on Signal Processing Applications and Technology","author":"Zivojnovic V.","year":"1994","unstructured":"V. Zivojnovic , J. M. Velarde , and C. Schl\u00e4ger . DSPstone: A DSP-oriented benchmarking methodology . In Proceedings of 5th International Conference on Signal Processing Applications and Technology , 1994 . V. Zivojnovic, J. M. Velarde, and C. Schl\u00e4ger. DSPstone: A DSP-oriented benchmarking methodology. In Proceedings of 5th International Conference on Signal Processing Applications and Technology, 1994."}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["CEDA Council on Electronic Design Automation","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 2009 Workshop on Embedded Systems Education"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1719010.1719021","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1719010.1719021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:25Z","timestamp":1750250485000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1719010.1719021"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,15]]},"references-count":12,"alternative-id":["10.1145\/1719010.1719021","10.1145\/1719010"],"URL":"https:\/\/doi.org\/10.1145\/1719010.1719021","relation":{},"subject":[],"published":{"date-parts":[[2009,10,15]]},"assertion":[{"value":"2009-10-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}