{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:29Z","timestamp":1759146749987,"version":"3.41.0"},"reference-count":50,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004725","name":"Ministry of Economic Affairs","doi-asserted-by":"publisher","award":["96-EC-17-A-01-S1-038"],"award-info":[{"award-number":["96-EC-17-A-01-S1-038"]}],"id":[{"id":"10.13039\/501100004725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC-96-2220-E-007-013NSC-96-2220-E-007-019"],"award-info":[{"award-number":["NSC-96-2220-E-007-013NSC-96-2220-E-007-019"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2010,3]]},"abstract":"<jats:p>In an advanced System-on-Chip (SoC) for real-time applications, the arbiter of its on-chip communication subsystem needs to support multiple QoS criteria while providing a hard real-time guarantee. To fulfill both objectives, the arbitration algorithm must dynamically switch between NonReal-Time (NRT) and Real-Time (RT) modes such that use of the RT mode is minimized to best accommodate the overall QoS criteria. In this article, we define a model for this problem, and propose optimal solutions to its associated problems with static and dynamic warning-zone-length assignment. Compared with previous works, the proposed approach enables a bus arbiter to use much less RT mode in providing a Real-Time (RT) guarantee and, therefore, gives the arbiter more opportunity to employ non-RT modes to achieve better overall QoS. Experimental results show that the proposed approach reduces RT mode usage by as much as 37.1%. Moreover, that reduction in RT mode usage helps cut the execution time by 27.0% when applying our approach to an industrial DRAM controller. Another case study on an AMBA-compliant ultra-high-resolution H.264 decoder IP shows that the proposed approach reduces RT mode usage by 26.4%, which leads to an average reduction of 10.4% in decoding time. Finally, when implementing a 16 master arbiter, it costs only 6.9K and 9.5K gates of overhead using the proposed static and dynamic approach, respectively. Therefore, the proposed approach is suitable for real-time SoC applications.<\/jats:p>","DOI":"10.1145\/1721695.1721701","type":"journal-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T02:56:32Z","timestamp":1270608992000},"page":"1-39","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["An optimal warning-zone-length assignment algorithm for real-time and multiple-QoS on-chip bus arbitration"],"prefix":"10.1145","volume":"9","author":[{"given":"Huan-Kai","family":"Peng","sequence":"first","affiliation":[{"name":"National Tsing Hua University, HsinChu, Taiwan"}]},{"given":"Youn-Long","family":"Lin","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, HsinChu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2010,4,6]]},"reference":[{"key":"e_1_2_2_1_1","unstructured":"ARM Inc. 1999. AMBA Specification Rev. 2.0. http:\/\/www.arm.com\/products\/solutions\/AMBA_Spec.html.  ARM Inc. 1999. AMBA Specification Rev. 2.0. http:\/\/www.arm.com\/products\/solutions\/AMBA_Spec.html."},{"key":"e_1_2_2_2_1","unstructured":"ARM Inc. 2003. AMBA AXI Specification. http:\/\/www.arm.com\/products\/solutions\/axi_spec.html.  ARM Inc. 2003. AMBA AXI Specification. http:\/\/www.arm.com\/products\/solutions\/axi_spec.html."},{"key":"e_1_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118441"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.155"},{"key":"e_1_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996734"},{"key":"e_1_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278553"},{"key":"e_1_2_2_8_1","unstructured":"Denali Inc. 2007. Databahn DRAM Memory Controller IP. http:\/\/www.denali.com\/products\/databahn_dram.html.  Denali Inc. 2007. Databahn DRAM Memory Controller IP. http:\/\/www.denali.com\/products\/databahn_dram.html."},{"volume-title":"LLC","year":"2008","author":"Digital Cinama Initiatives","key":"e_1_2_2_9_1"},{"key":"e_1_2_2_10_1","unstructured":"Elpeda Inc. 2007. How to use SDRAM\/DDR\/DDR2 - Users Manual. http:\/\/www.elpida.com\/en\/products\/documents.html.  Elpeda Inc. 2007. How to use SDRAM\/DDR\/DDR2 - Users Manual. http:\/\/www.elpida.com\/en\/products\/documents.html."},{"key":"e_1_2_2_11_1","unstructured":"Franklin G. F. Powell J. D. and Workman M. 1997. Digital Control for Dynamic Systems 3rd Ed. Addison-Wisley.   Franklin G. F. Powell J. D. and Workman M. 1997. Digital Control for Dynamic Systems 3rd Ed. Addison-Wisley."},{"key":"e_1_2_2_12_1","unstructured":"George L. Muhlethaler P. and Rivierre N. 1995. Optimality and non-preemptive real-time scheduling revisited. INRIA Res. Rep. n2516.  George L. Muhlethaler P. and Rivierre N. 1995. Optimality and non-preemptive real-time scheduling revisited. INRIA Res. Rep. n2516."},{"key":"e_1_2_2_13_1","unstructured":"George L. Muhlethaler P. and Rivierre N. 2000. A few results on non-preemptive real-time scheduling. INRIA Res. rep. n3926.  George L. Muhlethaler P. and Rivierre N. 2000. A few results on non-preemptive real-time scheduling. INRIA Res. rep. n3926."},{"key":"e_1_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008137720322"},{"key":"e_1_2_2_15_1","unstructured":"Goossens K. 2004. Interconnect-Centric Design for Advanced SoC and NoC. Chapter 15. Kluwer.  Goossens K. 2004. Interconnect-Centric Design for Advanced SoC and NoC. Chapter 15. Kluwer."},{"key":"e_1_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1006\/inco.1995.1028"},{"key":"e_1_2_2_18_1","unstructured":"IBM Inc. 2001. CoreConnect Bus Architecture version 3.5. http:\/\/www-03.ibm.com\/chips\/products\/coreconnect\/.  IBM Inc. 2001. CoreConnect Bus Architecture version 3.5. http:\/\/www-03.ibm.com\/chips\/products\/coreconnect\/."},{"key":"e_1_2_2_19_1","unstructured":"Intel Inc. 2008. Intel 82540EM Gigabit Ethernet Controller. http:\/\/www.intel.com\/design\/network\/products\/lan\/controllers\/82540.htm.  Intel Inc. 2008. Intel 82540EM Gigabit Ethernet Controller. http:\/\/www.intel.com\/design\/network\/products\/lan\/controllers\/82540.htm."},{"volume-title":"Proceedings of the 12th IEEE Real-Time Systems Symposium. 129--139","author":"Jeffay K.","key":"e_1_2_2_20_1"},{"key":"e_1_2_2_21_1","unstructured":"Joint Video Team International Telecommunication Union. 2007. H.264 : Advanced video coding for generic audiovisual services. http:\/\/www.itu.int\/rec\/T-REC-H.264.  Joint Video Team International Telecommunication Union. 2007. H.264 : Advanced video coding for generic audiovisual services. http:\/\/www.itu.int\/rec\/T-REC-H.264."},{"key":"e_1_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1323351.1323514"},{"key":"e_1_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2005.10.010"},{"volume-title":"Proceedings of the International Conference on VLSI Design, 29","author":"Lahiri K.","key":"e_1_2_2_24_1"},{"key":"e_1_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878210"},{"key":"e_1_2_2_26_1","unstructured":"Lee A. S. C. 2007. Comprehensive system-level analysis and optimization with milti-QoS considerations on a H.264 video decoder SoC. M.S. thesis National Tsing Hua University Hsinchu Taiwan.  Lee A. S. C. 2007. Comprehensive system-level analysis and optimization with milti-QoS considerations on a H.264 video decoder SoC. M.S. thesis National Tsing Hua University Hsinchu Taiwan."},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846412"},{"key":"e_1_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357980"},{"key":"e_1_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"volume-title":"Proceedings of the 7th Real-Time Technology and Applications Symposium (RTAS '01)","author":"Lu C.","key":"e_1_2_2_30_1"},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120931"},{"key":"e_1_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775913"},{"key":"e_1_2_2_33_1","unstructured":"Motion Picture Experts Group. 2007. Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit\/s -- Part 3: Audio. http:\/\/www.chiariglione.org\/mpeg\/standards\/mpeg-1\/mpeg-1.htm.  Motion Picture Experts Group. 2007. Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit\/s -- Part 3: Audio. http:\/\/www.chiariglione.org\/mpeg\/standards\/mpeg-1\/mpeg-1.htm."},{"key":"e_1_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147123"},{"key":"e_1_2_2_35_1","unstructured":"OPENCORES. 2002. WISHBONE SoC interconnection architecture for portable IP cores Rev.B3. http:\/\/www.opencores.org\/projects.cgi\/web\/wishbone\/wbspec_b3.pdf.  OPENCORES. 2002. WISHBONE SoC interconnection architecture for portable IP cores Rev.B3. http:\/\/www.opencores.org\/projects.cgi\/web\/wishbone\/wbspec_b3.pdf."},{"key":"e_1_2_2_36_1","unstructured":"OPENCORES. 2007. OCP 2.2 specification. http:\/\/www.ocpip.org\/membership\/information\/wheel\/specification\/.  OPENCORES. 2007. OCP 2.2 specification. http:\/\/www.ocpip.org\/membership\/information\/wheel\/specification\/."},{"volume-title":"Proceedings of the Asia South Pacific Design Automation Conference. 112--113","author":"Peng H. K.","key":"e_1_2_2_37_1"},{"key":"e_1_2_2_38_1","unstructured":"Peng H. K. Lee C. H. Hsu S. T. and Hung W. C. 2007b. A 4Kx2K real-time H.264 decoder IP. Rep. of the 2007 National Silicon Intelectual Property Contest http:\/\/140.114.75.173\/QFHD\/.  Peng H. K. Lee C. H. Hsu S. T. and Hung W. C. 2007b. A 4Kx2K real-time H.264 decoder IP. Rep. of the 2007 National Silicon Intelectual Property Contest http:\/\/140.114.75.173\/QFHD\/."},{"key":"e_1_2_2_39_1","first-page":"20764","article-title":"Cost-Performance trade-offs in networks on chip: A simulation-based approach","volume":"2","author":"Pestana S. G.","year":"2004","journal-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition"},{"key":"e_1_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:DAEM.0000003962.54165.5c"},{"key":"e_1_2_2_41_1","doi-asserted-by":"crossref","unstructured":"Puterman M. L. 1994. Marov Decision Processes: Discrete Stochastic Dynamic Programming. Wiley-Interscience New York.   Puterman M. L. 1994. Marov Decision Processes: Discrete Stochastic Dynamic Programming. Wiley-Interscience New York.","DOI":"10.1002\/9780470316887"},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.10"},{"key":"e_1_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000045315.61234.1e"},{"key":"e_1_2_2_44_1","doi-asserted-by":"crossref","unstructured":"Sha L. Rajkumar R. Lehoczky J. and Ramamritham K. 1989. Mode change protocols for priority-driven preemptive scheduling. Tech. rep. Amherst MA.   Sha L. Rajkumar R. Lehoczky J. and Ramamritham K. 1989. Mode change protocols for priority-driven preemptive scheduling. Tech. rep. Amherst MA.","DOI":"10.21236\/ADA207544"},{"key":"e_1_2_2_45_1","unstructured":"STMicroelectronics. 2006. STBus interconnect. http:\/\/www.st.com\/stonline\/products\/technologies\/soc\/stbus.htm.  STMicroelectronics. 2006. STBus interconnect. http:\/\/www.st.com\/stonline\/products\/technologies\/soc\/stbus.htm."},{"key":"e_1_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/551283"},{"key":"e_1_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1053271.1053277"},{"key":"e_1_2_2_48_1","unstructured":"Synopsis. 2005. PrimePower Manual Version 2005.09. Synopsis.  Synopsis. 2005. PrimePower Manual Version 2005.09. Synopsis."},{"key":"e_1_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/30.964160"},{"key":"e_1_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0502-1"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1721695.1721701","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1721695.1721701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:38Z","timestamp":1750249418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1721695.1721701"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":50,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,3]]}},"alternative-id":["10.1145\/1721695.1721701"],"URL":"https:\/\/doi.org\/10.1145\/1721695.1721701","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2010,3]]},"assertion":[{"value":"2008-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-04-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}