{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T08:32:40Z","timestamp":1758702760000,"version":"3.41.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Institute of Information Technology Advancement","award":["IITA-2009-C1090-0902-0020"],"award-info":[{"award-number":["IITA-2009-C1090-0902-0020"]}]},{"DOI":"10.13039\/501100004085","name":"Ministry of Education, Science and Technology","doi-asserted-by":"publisher","award":["R01-2007-000-11832-0"],"award-info":[{"award-number":["R01-2007-000-11832-0"]}],"id":[{"id":"10.13039\/501100004085","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2010,3]]},"abstract":"<jats:p>In NAND flash-based storage systems, an intermediate software layer called a Flash Translation Layer (FTL) is usually employed to hide the erase-before-write characteristics of NAND flash memory. We propose a novel superblock-based FTL scheme, which combines a set of adjacent logical blocks into a superblock. In the proposed Superblock FTL, superblocks are mapped at coarse granularity, while pages inside the superblock are mapped freely at fine granularity to any location in several physical blocks. To reduce extra storage and flash memory operations, the fine-grain mapping information is stored in the spare area of NAND flash memory. This hybrid address translation scheme has the flexibility provided by fine-grain address translation, while reducing the memory overhead to the level of coarse-grain address translation. Our experimental results show that the proposed FTL scheme significantly outperforms previous block-mapped FTL schemes with roughly the same memory overhead.<\/jats:p>","DOI":"10.1145\/1721695.1721706","type":"journal-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T02:56:32Z","timestamp":1270608992000},"page":"1-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":62,"title":["Superblock FTL"],"prefix":"10.1145","volume":"9","author":[{"given":"Dawoon","family":"Jung","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-UK","family":"Kang","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heeseung","family":"Jo","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Soo","family":"Kim","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, Gyeonggi-do"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joonwon","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, Gyeonggi-do"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,4,6]]},"reference":[{"issue":"5","key":"e_1_2_1_1_1","first-page":"404","article-title":"Flash file system","author":"Ban A.","year":"1995","unstructured":"Ban , A. 1995 . Flash file system . U.S. Patent , no. 5 , 404 ,485. Ban, A. 1995. Flash file system. U.S. Patent, no. 5,404,485.","journal-title":"U.S. Patent"},{"issue":"5","key":"e_1_2_1_2_1","first-page":"937","article-title":"Flash file system optimized for page-mode flash technologies","author":"Ban A.","year":"1999","unstructured":"Ban , A. 1999 . Flash file system optimized for page-mode flash technologies . U.S. Patent , no. 5 , 937 ,425. Ban, A. 1999. Flash file system optimized for page-mode flash technologies. U.S. Patent, no. 5,937,425.","journal-title":"U.S. Patent"},{"key":"e_1_2_1_3_1","unstructured":"BAPCo. 2007. SYSmark 2007 Preview. http:\/\/www.bapco.com\/products\/sysmark2007preview.  BAPCo. 2007. SYSmark 2007 Preview. http:\/\/www.bapco.com\/products\/sysmark2007preview."},{"key":"e_1_2_1_4_1","unstructured":"Bityutskiy A. B. 2005. JFFS3 design issues. version 0.32 (draft). http:\/\/www.linux-mtd.infradead.org\/tech\/JFFS3design.pdf.  Bityutskiy A. B. 2005. JFFS3 design issues. version 0.32 (draft). http:\/\/www.linux-mtd.infradead.org\/tech\/JFFS3design.pdf."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111609.1111610"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027801"},{"key":"e_1_2_1_8_1","volume-title":"-C","author":"Chiang M.-L.","year":"1998","unstructured":"Chiang , M.-L. , Lee , P. C. , and Chang , R . -C . 1998 . Data management in a flash memory-based storage server. http:\/\/dspace.lib.fcu.edu.tw\/bitstream\/2377\/2050\/1\/ce07ics001998000138.pdf. Chiang, M.-L., Lee, P. C., and Chang, R.-C. 1998. Data management in a flash memory-based storage server. http:\/\/dspace.lib.fcu.edu.tw\/bitstream\/2377\/2050\/1\/ce07ics001998000138.pdf."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199903)29:3%3C267::AID-SPE233%3E3.0.CO;2-T"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450141"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-87785-1_13"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the Windows Hardware Engineering Conference (WinHEC'07)","author":"Cooke J.","year":"2007","unstructured":"Cooke , J. 2007 . Flash memory technology direction . In Proceedings of the Windows Hardware Engineering Conference (WinHEC'07) . Cooke, J. 2007. Flash memory technology direction. In Proceedings of the Windows Hardware Engineering Conference (WinHEC'07)."},{"key":"e_1_2_1_13_1","unstructured":"Dan R. and Singler R. 2003. Implementing MLC NAND flash for cost-effectie high-capacity memory. M-Systems Inc. http:\/\/www.data-io.com\/pdf\/NAND\/MSystems\/Implementing_MLC_ NAND_Flash.pdf.  Dan R. and Singler R. 2003. Implementing MLC NAND flash for cost-effectie high-capacity memory. M-Systems Inc. http:\/\/www.data-io.com\/pdf\/NAND\/MSystems\/Implementing_MLC_ NAND_Flash.pdf."},{"volume-title":"Proceedings of the 1st Symposium on Operating Systems Design and Implementation (OSDI). USENIX","author":"Douglis F.","key":"e_1_2_1_14_1","unstructured":"Douglis , F. , Caceres , R. , Kaashoek , F. , Li , K. , Marsh , B. , and Tauber , J. A . 1994. Storage alternatives for mobile computers . In Proceedings of the 1st Symposium on Operating Systems Design and Implementation (OSDI). USENIX , Berkeley, CA, 25--37. Douglis, F., Caceres, R., Kaashoek, F., Li, K., Marsh, B., and Tauber, J. A. 1994. Storage alternatives for mobile computers. In Proceedings of the 1st Symposium on Operating Systems Design and Implementation (OSDI). USENIX, Berkeley, CA, 25--37."},{"key":"e_1_2_1_15_1","unstructured":"Futuremark Corp. 2005. PCMark05. http:\/\/www.futuremark.com\/products\/pcmark05.  Futuremark Corp. 2005. PCMark05. http:\/\/www.futuremark.com\/products\/pcmark05."},{"issue":"5","key":"e_1_2_1_16_1","first-page":"602","article-title":"Flash EEPROM system","author":"Harari E.","year":"1997","unstructured":"Harari , E. , Norman , R. D. , and Mehrota , S. 1997 . Flash EEPROM system . U.S. Patent , no. 5 , 602 ,987. Harari, E., Norman, R. D., and Mehrota, S. 1997. Flash EEPROM system. U.S. Patent, no. 5,602,987.","journal-title":"U.S. Patent"},{"key":"e_1_2_1_17_1","unstructured":"IDEMA. 2007. IDEMA Long Data Block White Paper. http:\/\/www.idema.org\/_smartsite\/modules\/local\/data_file\/show_file.php?cmd=standards&cat=103&h=1.  IDEMA. 2007. IDEMA Long Data Block White Paper. http:\/\/www.idema.org\/_smartsite\/modules\/local\/data_file\/show_file.php?cmd=standards&cat=103&h=1."},{"key":"e_1_2_1_18_1","unstructured":"Inoue A. and Wong D. 2003. NAND flash applications design guide. Tech. rep. Toshiba America Electronic Components Inc.  Inoue A. and Wong D. 2003. NAND flash applications design guide. Tech. rep. Toshiba America Electronic Components Inc."},{"key":"e_1_2_1_19_1","unstructured":"Intel Corp. 1998. Understanding the flash translation layer (FTL) specification. http:\/\/developer.intel.com\/.  Intel Corp. 1998. Understanding the flash translation layer (FTL) specification. http:\/\/developer.intel.com\/."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289911"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176911"},{"volume-title":"Proceedings of the USENIX Winter Technical Conference. USENIX","author":"Kawaguchi A.","key":"e_1_2_1_22_1","unstructured":"Kawaguchi , A. , Nishioka , S. , and Motoda , H . 1995. A flash-memory based file system . In Proceedings of the USENIX Winter Technical Conference. USENIX , Berkeley, CA, 155--164. Kawaguchi, A., Nishioka, S., and Motoda, H. 1995. A flash-memory based file system. In Proceedings of the USENIX Winter Technical Conference. USENIX, Berkeley, CA, 155--164."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.96"},{"key":"e_1_2_1_26_1","unstructured":"Micron Technology Inc. 2005. Small block vs. large block NAND flash devices. Tech. rep. Technical Note TN-29-07.  Micron Technology Inc. 2005. Small block vs. large block NAND flash devices. Tech. rep. Technical Note TN-29-07."},{"key":"e_1_2_1_27_1","unstructured":"M. T. D. 2008. Ubi - unsorted block images. http:\/\/www.linux-mtd.infradead.org\/doc\/ubi.html.  M. T. D. 2008. Ubi - unsorted block images. http:\/\/www.linux-mtd.infradead.org\/doc\/ubi.html."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376806"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.8"},{"volume-title":"Proceedings of the International Conference on Computer Design (ICCD). IEEE","author":"Park C.","key":"e_1_2_1_30_1","unstructured":"Park , C. , Seo , J. , Seo , D. , Kim , S. , and Kim , B . 2003. Cost-efficient memory architecture design of NAND flash memory embedded systems . In Proceedings of the International Conference on Computer Design (ICCD). IEEE , Los Alamitos, CA, 474--480. Park, C., Seo, J., Seo, D., Kim, S., and Kim, B. 2003. Cost-efficient memory architecture design of NAND flash memory embedded systems. In Proceedings of the International Conference on Computer Design (ICCD). IEEE, Los Alamitos, CA, 474--480."},{"volume-title":"Proceedings of the USENIX Winter Technical Conference. USENIX","author":"Ruemmler C.","key":"e_1_2_1_31_1","unstructured":"Ruemmler , C. and Wilkes , J . 1993. UNIX disk access patterns . In Proceedings of the USENIX Winter Technical Conference. USENIX , Berkeley, CA, 405--420. Ruemmler, C. and Wilkes, J. 1993. UNIX disk access patterns. In Proceedings of the USENIX Winter Technical Conference. USENIX, Berkeley, CA, 405--420."},{"key":"e_1_2_1_32_1","unstructured":"Russinovich M. 2006. DiskMon. http:\/\/technet.microsoft.com\/en-us\/sysinternals\/bb896646.aspx.  Russinovich M. 2006. DiskMon. http:\/\/technet.microsoft.com\/en-us\/sysinternals\/bb896646.aspx."},{"key":"e_1_2_1_33_1","unstructured":"Samsung Elec. 2003. 64Mx16 bit NAND flash memory (K9F1G16U0M).  Samsung Elec. 2003. 64Mx16 bit NAND flash memory (K9F1G16U0M)."},{"key":"e_1_2_1_34_1","unstructured":"Samsung Elec. 2006. 2Gx8 bit NAND flash memory (K9GAG08U0M).  Samsung Elec. 2006. 2Gx8 bit NAND flash memory (K9GAG08U0M)."},{"key":"e_1_2_1_35_1","unstructured":"Samsung Elec. 2007. 1Gx8 bit\/2Gx16 bit NAND flash memory (K9WAG08U1A). http:\/\/www.samsung.com\/global\/system\/business\/semiconductor\/product\/2007\/6\/11\/NANDFlash\/SLC_LargeBlock\/16Gbit\/K9WAG08U1A\/ds_k9xxg08uxa_rev11.pdf.  Samsung Elec. 2007. 1Gx8 bit\/2Gx16 bit NAND flash memory (K9WAG08U1A). http:\/\/www.samsung.com\/global\/system\/business\/semiconductor\/product\/2007\/6\/11\/NANDFlash\/SLC_LargeBlock\/16Gbit\/K9WAG08U1A\/ds_k9xxg08uxa_rev11.pdf."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233624"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1066677.1066871"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1721695.1721706","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1721695.1721706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:38Z","timestamp":1750249418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1721695.1721706"}},"subtitle":["A superblock-based flash translation layer with a hybrid address translation scheme"],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,3]]}},"alternative-id":["10.1145\/1721695.1721706"],"URL":"https:\/\/doi.org\/10.1145\/1721695.1721706","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2010,3]]},"assertion":[{"value":"2008-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-04-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}