{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:42Z","timestamp":1774738362402,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723116","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"3-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Intel nehalem processor core made FPGA synthesizable"],"prefix":"10.1145","author":[{"given":"Graham","family":"Schelle","sequence":"first","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Jamison","family":"Collins","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Ethan","family":"Schuchman","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Perrry","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Xiang","family":"Zou","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Gautham","family":"Chinya","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Ralf","family":"Plate","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Thorsten","family":"Mattner","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Franz","family":"Olbrich","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Per","family":"Hammarlund","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Ronak","family":"Singhal","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Jim","family":"Brayton","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Sebastian","family":"Steibl","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Auspy. ACE Compiler. http:\/\/www.auspy.com\/.  Auspy. ACE Compiler. http:\/\/www.auspy.com\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"e_1_3_2_1_3_1","volume-title":"Design Automation Summer School","author":"Bentley B.","year":"2009","unstructured":"B. Bentley . Simulation-driven Verification. Design Automation Summer School , 2009 . B. Bentley. Simulation-driven Verification. Design Automation Summer School, 2009."},{"key":"e_1_3_2_1_4_1","volume-title":"Now the Tock: Intel Microarchitecture (Nehalem)","author":"Casazza J.","year":"2009","unstructured":"J. Casazza . First the Tick , Now the Tock: Intel Microarchitecture (Nehalem) . Intel Corporation , 2009 . J. Casazza. First the Tick, Now the Tock: Intel Microarchitecture (Nehalem). Intel Corporation, 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329463"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738407"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.924027"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Core i7-800 and i5-700 Desktop Processor Series. download.intel.com\/design\/processor\/datashts\/322164.pdf 2009.  Intel Core i7-800 and i5-700 Desktop Processor Series. download.intel.com\/design\/processor\/datashts\/322164.pdf 2009."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1997.612174"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969175"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217586"},{"key":"e_1_3_2_1_13_1","volume-title":"FPGA Based Tera-Scale IA Prototyping System. In The 3rd Workshop on Architectural Research Prototyping","author":"Mattner T.","year":"2008","unstructured":"T. Mattner and F. Olbrich . FPGA Based Tera-Scale IA Prototyping System. In The 3rd Workshop on Architectural Research Prototyping , 2008 . T. Mattner and F. Olbrich. FPGA Based Tera-Scale IA Prototyping System. In The 3rd Workshop on Architectural Research Prototyping, 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"www.intel.com\/technology\/architecture-silicon\/nextgen\/","author":"Microarchitecture Intel","year":"2009","unstructured":"Intel Microarchitecture , Codenamed Nehalem . www.intel.com\/technology\/architecture-silicon\/nextgen\/ , 2009 . Intel Microarchitecture, Codenamed Nehalem. www.intel.com\/technology\/architecture-silicon\/nextgen\/, 2009."},{"key":"e_1_3_2_1_15_1","unstructured":"Synopsys. DC--FPGA. www.synopsys.com\/products\/dcFPGA.  Synopsys. DC--FPGA. www.synopsys.com\/products\/dcFPGA."},{"key":"e_1_3_2_1_16_1","unstructured":"Synopsys FPGA Synthesis Reference Manual. Synopsys December 2005.  Synopsys FPGA Synthesis Reference Manual. Synopsys December 2005."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"e_1_3_2_1_18_1","volume-title":"August","author":"Guide User","year":"2007","unstructured":"Virtex-4 User Guide , v2.3. Xilinx , August 2007 . Virtex-4 User Guide, v2.3. Xilinx, August 2007."},{"key":"e_1_3_2_1_19_1","volume-title":"February","author":"User Guide FPGA","year":"2008","unstructured":"Virtex-5 FPGA User Guide , v3.3. Xilinx , February 2008 . Virtex-5 FPGA User Guide, v3.3. Xilinx, February 2008."}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723116","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723116"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":19,"alternative-id":["10.1145\/1723112.1723116","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723116","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}