{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:00Z","timestamp":1750307580944,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723117","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"13-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["FPGA prototyping of an amba-based windows-compatible SoC"],"prefix":"10.1145","author":[{"given":"Kan","family":"Huang","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Junlin","family":"Lu","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Jiufeng","family":"Pang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Yansong","family":"Zheng","sequence":"additional","affiliation":[{"name":"Peking University, Peking University, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Hao","family":"Li","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Dong","family":"Tong","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1377016.1377022"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.142"},{"key":"e_1_3_2_1_3_1","volume-title":"for system-on-a-chip designs","author":"Keating Michael","year":"2007","unstructured":"Michael Keating and Pierre Bricaud , \" Reuse methodology manual : for system-on-a-chip designs ( 3 rd Edition)\": Springer Publishing Company, Inc orporated, 2007 . Michael Keating and Pierre Bricaud, \"Reuse methodology manual: for system-on-a-chip designs (3rd Edition)\": Springer Publishing Company, Incorporated, 2007.","edition":"3"},{"key":"e_1_3_2_1_4_1","unstructured":"AMD Inc. \"AMD Geode\" GX Processors Data Book\" 2005.  AMD Inc. \"AMD Geode\" GX Processors Data Book\" 2005."},{"key":"e_1_3_2_1_5_1","unstructured":"\"AMBA overview\". http:\/\/www.arm.com\/products\/solutions\/AMBAHomePage.html  \"AMBA overview\". http:\/\/www.arm.com\/products\/solutions\/AMBAHomePage.html"},{"volume-title":"Embedded Bus Architecture Report http:\/\/www.power.org\/resources\/downloads\/Embedded_Bus_Arch_Report_1.0.pdf","year":"2008","key":"e_1_3_2_1_6_1","unstructured":"Power.org , Embedded Bus Architecture Report http:\/\/www.power.org\/resources\/downloads\/Embedded_Bus_Arch_Report_1.0.pdf , 2008 . Power.org, Embedded Bus Architecture Report http:\/\/www.power.org\/resources\/downloads\/Embedded_Bus_Arch_Report_1.0.pdf, 2008."},{"key":"e_1_3_2_1_7_1","unstructured":"AMD Inc. \"AMD Geode\" SC1100 Processor Data Book\" 2004.  AMD Inc. \"AMD Geode\" SC1100 Processor Data Book\" 2004."},{"key":"e_1_3_2_1_8_1","volume-title":"The embedded processor for an embedded world","author":"Intel Corp.","year":"2008","unstructured":"Intel Corp. , The embedded processor for an embedded world , 2008 . Intel Corp., The embedded processor for an embedded world, 2008."},{"key":"e_1_3_2_1_9_1","unstructured":"Aeroflex Gaisler AB. \"LEON3 multiprocessing CPU core\" 2008.  Aeroflex Gaisler AB. \"LEON3 multiprocessing CPU core\" 2008."},{"key":"e_1_3_2_1_10_1","unstructured":"CAST Inc. \"CAST C68000-AHB 32-bit Microprocessor Core\".  CAST Inc. \"CAST C68000-AHB 32-bit Microprocessor Core\"."},{"key":"e_1_3_2_1_11_1","unstructured":"\"SuperH RISC engine Family\". http:\/\/www.renesas.com\/  \"SuperH RISC engine Family\". http:\/\/www.renesas.com\/"},{"key":"e_1_3_2_1_12_1","unstructured":"\"Easy Integration with Standard System Interfaces\". http:\/\/www.tensilica.com\/products\/diamond-controllers\/ambabridges.htm  \"Easy Integration with Standard System Interfaces\". http:\/\/www.tensilica.com\/products\/diamond-controllers\/ambabridges.htm"},{"key":"e_1_3_2_1_13_1","volume-title":"ICCD '04: Proceedings of IEEE International Conference on Computer Design","author":"Roland","year":"2004","unstructured":"Roland E. Wunderlich and James C. Hoe. \"In-system FPGA prototyping of an Itanium microarchitecture \", In ICCD '04: Proceedings of IEEE International Conference on Computer Design . San Jose, CA, United states , 2004 . Roland E. Wunderlich and James C. Hoe. \"In-system FPGA prototyping of an Itanium microarchitecture\", In ICCD '04: Proceedings of IEEE International Conference on Computer Design. San Jose, CA, United states, 2004."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"e_1_3_2_1_16_1","unstructured":"Intel Corp. \"Pentium\u00ae Processor Family Developer's Manual\" p. 6--32 1997.  Intel Corp. \"Pentium\u00ae Processor Family Developer's Manual\" p. 6--32 1997."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel Corp. and Microsoft Corp. \"PC 2001 System Design Guide\" 2000.  Intel Corp. and Microsoft Corp. \"PC 2001 System Design Guide\" 2000."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corp. \"Software and Hardware Considerations for FPU Exception Handlers for Intel Architecture Processors\" 1997.  Intel Corp. \"Software and Hardware Considerations for FPU Exception Handlers for Intel Architecture Processors\" 1997."},{"key":"e_1_3_2_1_19_1","volume-title":"Editor","author":"AMD Inc.","year":"2003","unstructured":"AMD Inc. , \" AMD GeodeLink\" Architecture -- Processor Architecture Facilitates Integration , Efficiency , Performance \", Editor . Vol ., 2003 . AMD Inc., \"AMD GeodeLink\" Architecture -- Processor Architecture Facilitates Integration, Efficiency, Performance\", Editor. Vol., 2003."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006708"},{"key":"e_1_3_2_1_21_1","volume-title":"82C54 CHMOS Programmable Interval Timer","author":"Intel Corp.","year":"1994","unstructured":"Intel Corp. , 82C54 CHMOS Programmable Interval Timer , 1994 . Intel Corp., 82C54 CHMOS Programmable Interval Timer, 1994."},{"key":"e_1_3_2_1_22_1","volume-title":"8259A Programmable Interrupt Controller","author":"Intel Corp.","year":"1988","unstructured":"Intel Corp. , 8259A Programmable Interrupt Controller , 1988 . Intel Corp., 8259A Programmable Interrupt Controller, 1988."},{"key":"e_1_3_2_1_23_1","unstructured":"Motorola Inc. \"Real-time Clock Plus RAM\" 1984.  Motorola Inc. \"Real-time Clock Plus RAM\" 1984."},{"key":"e_1_3_2_1_24_1","unstructured":"Intel Corp. \"8251A Programmable Communication Interface\" 1986.  Intel Corp. \"8251A Programmable Communication Interface\" 1986."},{"key":"e_1_3_2_1_25_1","unstructured":"AMD Inc. AMD Geode\" CS5535 Companion Device Data Book 2005.  AMD Inc. AMD Geode\" CS5535 Companion Device Data Book 2005."},{"key":"e_1_3_2_1_26_1","volume-title":"JEDEC Standard -- Double Data Rate (DDR) SDRAM Specification","author":"JEDEC Solid State Technology Association","year":"2003","unstructured":"JEDEC Solid State Technology Association , JEDEC Standard -- Double Data Rate (DDR) SDRAM Specification , 2003 . JEDEC Solid State Technology Association, JEDEC Standard -- Double Data Rate (DDR) SDRAM Specification, 2003."},{"key":"e_1_3_2_1_27_1","volume-title":"Virtex-4 FPGA User Guide","author":"Xilinx Inc.","year":"2008","unstructured":"Xilinx Inc. , Virtex-4 FPGA User Guide , 2008 . Xilinx Inc., Virtex-4 FPGA User Guide, 2008."},{"key":"e_1_3_2_1_28_1","unstructured":"\"Bochs IA-32 Emulator Project\". http:\/\/bochs.sourceforge.net\/  \"Bochs IA-32 Emulator Project\". http:\/\/bochs.sourceforge.net\/"},{"key":"e_1_3_2_1_29_1","unstructured":"First Silicon Solutions Technical Data for System Navigator OE for AMD Geode GX2 Processors  First Silicon Solutions Technical Data for System Navigator OE for AMD Geode GX2 Processors"},{"key":"e_1_3_2_1_30_1","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter","author":"McCalpin J. D.","year":"1995","unstructured":"J. D. McCalpin ., \"Memory bandwidth and machine balance in high performance computers \", IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter , 1995 . J. D. McCalpin., \"Memory bandwidth and machine balance in high performance computers\", IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, 1995."},{"key":"e_1_3_2_1_31_1","unstructured":"\"HDBench\". http:\/\/www.hdbench.net\/  \"HDBench\". http:\/\/www.hdbench.net\/"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723117","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723117"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":31,"alternative-id":["10.1145\/1723112.1723117","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723117","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}