{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:04:45Z","timestamp":1758891885724,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723118","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"23-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Predicting the performance of application-specific NoCs implemented on FPGAs"],"prefix":"10.1145","author":[{"given":"Jason","family":"Lee","sequence":"first","affiliation":[{"name":"Simon Fraser University, Burnaby, BC, Canada"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Lesley","family":"Shannon","sequence":"additional","affiliation":[{"name":"Simon Fraser University, Burnaby, BC, Canada"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"{Online}. Available: http:\/\/opencores.org\/projects.cgi\/web\/wishbone","author":"The WISHBONE","year":"2002","unstructured":"OpenCores.org, \" The WISHBONE system architecture,\" ( 2002 ). {Online}. Available: http:\/\/opencores.org\/projects.cgi\/web\/wishbone OpenCores.org, \"The WISHBONE system architecture,\" (2002). {Online}. Available: http:\/\/opencores.org\/projects.cgi\/web\/wishbone"},{"key":"e_1_3_2_1_3_1","first-page":"418","volume-title":"Conf. Des., Autom. Test Eur. (DATE)","author":"de Micheli G.","year":"2002","unstructured":"G. de Micheli and L. Benini , \" Networks on Chip: A new paradigm for systems on chip design,\" in Proc . Conf. Des., Autom. Test Eur. (DATE) , 2002 , pp. 418 -- 418 G. de Micheli and L. Benini, \"Networks on Chip: A new paradigm for systems on chip design,\" in Proc. Conf. Des., Autom. Test Eur. (DATE), 2002, pp. 418--418"},{"key":"e_1_3_2_1_4_1","first-page":"105","volume-title":"IEEE Comput. Soc. Annu. Symp. VLSI","author":"Kumar N.","year":"2002","unstructured":"N. Kumar , A. Jantsch , J. Soininen , M. Forsell , M. Millberg , J. Oberg , K. Tiensyrja , and A. Hemani , \" A network on chip architecture and design methodology,\" in Proc . IEEE Comput. Soc. Annu. Symp. VLSI , 2002 , pp. 105 -- 112 . N. Kumar, A. Jantsch, J. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani, \"A network on chip architecture and design methodology,\" in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2002, pp. 105--112."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_6_1","first-page":"63","volume-title":"IEEE Symposium on Field-Programmable Custom Computing Machines","author":"Saldana M.","year":"2005","unstructured":"M. Saldana , L. Shannon , and P. Chow , \" The Routability of Multiprocessor Network Topologies in FPGAs,\" in Proc . IEEE Symposium on Field-Programmable Custom Computing Machines , pages 63 -- 72 , April 2005 . M. Saldana, L. Shannon, and P. Chow, \"The Routability of Multiprocessor Network Topologies in FPGAs,\" in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, pages 63--72, April 2005."},{"key":"e_1_3_2_1_7_1","first-page":"13","volume-title":"IEEE Int. Conf. Field-Program. Technol. (FPT)","author":"Brebner G.","year":"2003","unstructured":"G. Brebner and D. Levi , \" Networking on chip with platform FPGAs,\" in Proc . IEEE Int. Conf. Field-Program. Technol. (FPT) , 2003 , pp. 13 -- 20 . G. Brebner and D. Levi, \"Networking on chip with platform FPGAs,\" in Proc. IEEE Int. Conf. Field-Program. Technol. (FPT), 2003, pp. 13--20."},{"key":"e_1_3_2_1_8_1","unstructured":"N. Kapre \"Packet-switched on-chip FPGA overlay networks \" 2006 California Institute of Technology.  N. Kapre \"Packet-switched on-chip FPGA overlay networks \" 2006 California Institute of Technology."},{"key":"e_1_3_2_1_9_1","unstructured":"N Mehta \"Time-multiplexed FPGA overlay networks on chip \" 2006 California Institute of Technology  N Mehta \"Time-multiplexed FPGA overlay networks on chip \" 2006 California Institute of Technology"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397984"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397986"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Proc. Design, Automation & Test in Europe Conference & Exhibition. (DATE).","author":"Kumar A.","year":"2007","unstructured":"A. Kumar , A. Hansson , J. Huisken , H. Corp oraal, \" An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip ,\" in Proc. Design, Automation & Test in Europe Conference & Exhibition. (DATE). 2007 , pp. 1 -- 6 . A. Kumar, A. Hansson, J. Huisken, H. Corporaal, \"An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip,\" in Proc. Design, Automation & Test in Europe Conference & Exhibition. (DATE). 2007, pp. 1--6."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.31"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"J. Lee and L. Shannon \"The Effect of Node Size Heterogeneity and Network Size on FPGA based NoCs \" in Proc IEEE Symposium on Field-Programmable Technologies December 2009  J. Lee and L. Shannon \"The Effect of Node Size Heterogeneity and Network Size on FPGA based NoCs \" in Proc IEEE Symposium on Field-Programmable Technologies December 2009","DOI":"10.1109\/FPT.2009.5377628"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723118","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723118"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":13,"alternative-id":["10.1145\/1723112.1723118","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723118","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}