{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T15:59:04Z","timestamp":1770739144715,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723122","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"41-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":99,"title":["Efficient multi-ported memories for FPGAs"],"prefix":"10.1145","author":[{"given":"Charles Eric","family":"LaForest","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"J. Gregory","family":"Steffan","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Implementing Multi-Port Memories in ProASICPLUS Devices. http:\/\/www.actel.com\/documents\/ APA_MultiPort_AN.pdf July 2003. Application Note AC176 Accessed Sept. 2009.  Implementing Multi-Port Memories in ProASIC PLUS Devices. http:\/\/www.actel.com\/documents\/ APA_MultiPort_AN.pdf July 2003. Application Note AC176 Accessed Sept. 2009."},{"key":"e_1_3_2_1_2_1","unstructured":"Mercury Programmable Logic Device Family Data Sheet. http:\/\/www.altera.com\/literature\/ds\/dsmercury.pdf Jan 2003. Version 2.2 Accessed Sept. 2009.  Mercury Programmable Logic Device Family Data Sheet. http:\/\/www.altera.com\/literature\/ds\/dsmercury.pdf Jan 2003. Version 2.2 Accessed Sept. 2009."},{"key":"e_1_3_2_1_3_1","unstructured":"Stratix III Device Handbook Volume 1 Chapter 4: TriMatrix Embedded Memory Blocks in Stratix III Devices. http:\/\/www.altera.com\/literature\/hb\/stx3\/stx3_siii51004.pdf May 2008. Version 1.8 Accessed Sept. 2009.  Stratix III Device Handbook Volume 1 Chapter 4: TriMatrix Embedded Memory Blocks in Stratix III Devices. http:\/\/www.altera.com\/literature\/hb\/stx3\/stx3_siii51004.pdf May 2008. Version 1.8 Accessed Sept. 2009."},{"key":"e_1_3_2_1_4_1","unstructured":"Advanced Synthesis Cookbook: A Design Guide for Stratix II Stratix III and Stratix IV Devices. http:\/\/www.altera.com\/literature\/manual\/stx_cookbook.pdf July 2009. Version 5.0 Accessed Nov. 2009.  Advanced Synthesis Cookbook: A Design Guide for Stratix II Stratix III and Stratix IV Devices. http:\/\/www.altera.com\/literature\/manual\/stx_cookbook.pdf July 2009. Version 5.0 Accessed Nov. 2009."},{"key":"e_1_3_2_1_5_1","unstructured":"Nios II Performance Benchmarks. http:\/\/www.altera.com\/literature\/ds\/ds_nios2_perf.pdf June 2009. Version 4.0 Accessed Sept. 2009.  Nios II Performance Benchmarks. http:\/\/www.altera.com\/literature\/ds\/ds_nios2_perf.pdf June 2009. Version 4.0 Accessed Sept. 2009."},{"key":"e_1_3_2_1_6_1","unstructured":"Nios II Processor Reference Handbook. http:\/\/www.altera.com\/literature\/hb\/nios2\/n2cpu_nii5v1.pdf March 2009. Version 9.0 Accessed Sept. 2009.  Nios II Processor Reference Handbook. http:\/\/www.altera.com\/literature\/hb\/nios2\/n2cpu_nii5v1.pdf March 2009. Version 9.0 Accessed Sept. 2009."},{"key":"e_1_3_2_1_7_1","volume-title":"Computer Science and Artificial Intelligence Laboratory","author":"CARLI R.","year":"2008"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.10"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046207"},{"key":"e_1_3_2_1_10_1","first-page":"210","volume-title":"J. Improving Pipelined Soft Processors with Multithreading. In International Conference on Field Programmable Logic and Applications (Aug.","author":"LABRECQUE M.","year":"2007"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2003.1235741"},{"key":"e_1_3_2_1_12_1","first-page":"782","volume-title":"M. Microarchitectural Enhancements for Configurable Multi-Threaded Soft Processors. In International Conference on Field Programmable Logic and Applications (Aug.","author":"MOUSSALI R.","year":"2007"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289910"},{"key":"e_1_3_2_1_14_1","first-page":"14","volume-title":"R. A Configurable Multi-ported Register File Architecture for Soft Processor Cores. In ARC 2007: Proceedings of the 2007 International Workshop on Applied Reconfigurable Computing (March","author":"SAGHIR M.","year":"2007"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"ReConFig 2006: IEEE International Conference on Reconfigurable Computing and FPGAs (Sept.","author":"SAGHIR M. A.","year":"2006"},{"key":"e_1_3_2_1_16_1","unstructured":"SAWYER N. AND DEFOSSEZ M. Quad-Port Memories in Virtex Devices. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp228.pdf September 2002. XAPP228 (v1.0) Accessed Sept. 2009.  SAWYER N. AND DEFOSSEZ M. Quad-Port Memories in Virtex Devices. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp228.pdf September 2002. XAPP228 (v1.0) Accessed Sept. 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117231"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723122","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723122"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":17,"alternative-id":["10.1145\/1723112.1723122","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723122","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}