{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:00Z","timestamp":1750307580757,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723123","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"51-58","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks"],"prefix":"10.1145","author":[{"given":"Shreesha","family":"Srinath","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Katherine","family":"Compton","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_2_1","first-page":"147","volume-title":"Programmable Digital Signal Processors","author":"Tessier R.","year":"2002","unstructured":"R. Tessier , W. Burleson , \" Reconfigurable Computing and Digital Signal Processing : Past, Present, and Future \", Programmable Digital Signal Processors , Yu Wen Hu, ed., Marcel Dekker , pp. 147 -- 186 , 2002 . R. Tessier, W. Burleson, \"Reconfigurable Computing and Digital Signal Processing: Past, Present, and Future\", Programmable Digital Signal Processors, Yu Wen Hu, ed., Marcel Dekker, pp. 147--186, 2002."},{"key":"e_1_3_2_1_3_1","volume-title":"July","author":"Altera Corporation","year":"2005","unstructured":"Altera Corporation , Stratix Device Family Data Sheet: Stratix Architecture , July 2005 . Altera Corporation, Stratix Device Family Data Sheet: Stratix Architecture, July 2005."},{"key":"e_1_3_2_1_4_1","unstructured":"Xilinx Inc. Virtex-II Platform FPGAs:Introduction and Overview November 2007.  Xilinx Inc. Virtex-II Platform FPGAs:Introduction and Overview November 2007."},{"key":"e_1_3_2_1_5_1","unstructured":"Xilinx Inc. Virtex-5 FPGA XtremeDSP Design Considerations: User Guide January 2009.  Xilinx Inc. Virtex-5 FPGA XtremeDSP Design Considerations: User Guide January 2009."},{"key":"e_1_3_2_1_6_1","volume-title":"Slice: User Guide","author":"Xilinx","year":"2009","unstructured":"Xilinx , Inc., Virtex-6 FPGA DSP 48E1 Slice: User Guide ,, September 2009 . Xilinx, Inc., Virtex-6 FPGA DSP48E1 Slice: User Guide,, September 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"e_1_3_2_1_8_1","volume-title":"Computer Arithmetic. Algorithms and Hardware Designs","author":"Parhami B.","year":"2000","unstructured":"B. Parhami , Computer Arithmetic. Algorithms and Hardware Designs . Oxford University Press , 2000 . B. Parhami, Computer Arithmetic. Algorithms and Hardware Designs. Oxford University Press, 2000."},{"key":"e_1_3_2_1_9_1","volume-title":"Computer Arithmetic Algorithms","author":"Koren I.","year":"2002","unstructured":"I. Koren , Computer Arithmetic Algorithms , Second Edition, A. K. Peters : Natick, MA , 2002 . I. Koren, Computer Arithmetic Algorithms, Second Edition, A. K. Peters: Natick, MA, 2002."},{"key":"e_1_3_2_1_10_1","first-page":"9","volume-title":"IET","author":"Gao S.","year":"2007","unstructured":"S. Gao , N. Chabini , D. Al-Khalili , P. Langlois , \"Optimised realisations of large integer multipliers and squarers using embedded blocks\", Computers & Digital Techniques , IET , pp. 9 -- 16 , January 2007 . S. Gao, N. Chabini, D. Al-Khalili, P. Langlois, \"Optimised realisations of large integer multipliers and squarers using embedded blocks\", Computers & Digital Techniques, IET, pp. 9--16, January 2007."},{"key":"e_1_3_2_1_11_1","first-page":"513","volume-title":"International Conference on Field Programmable Logic and Applications","author":"Beauchat J.-L.","year":"2002","unstructured":"J.-L. Beauchat , A. Tisserand , \" Small Multiplier-Based Multiplication and Divison Operators\" , International Conference on Field Programmable Logic and Applications , pp. 513 -- 522 . 2002 . J.-L. Beauchat, A. Tisserand, \"Small Multiplier-Based Multiplication and Divison Operators\", International Conference on Field Programmable Logic and Applications, pp. 513--522. 2002."},{"key":"e_1_3_2_1_12_1","first-page":"91","volume-title":"IEEE Symposium on Field-Programmable Custom Computing Machines","author":"Lee B.R.","year":"2003","unstructured":"B.R. Lee , N. Burgess , \" Improved Small Multiplier Based Multiplication , Squaring and Division \" , IEEE Symposium on Field-Programmable Custom Computing Machines , pp. 91 -- 97 , 2003 . B.R. Lee, N. Burgess, \"Improved Small Multiplier Based Multiplication, Squaring and Division\", IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 91--97, 2003."},{"key":"e_1_3_2_1_13_1","first-page":"494","volume-title":"IEEE Northeast Workshop on Circuits and Systems","author":"Gao S.","year":"2007","unstructured":"S. Gao , D. Al-Khalili , N. Chabini , \" Optimized Realization of Large-Size Two's Complement Multipliers on FPGAs\" , IEEE Northeast Workshop on Circuits and Systems , pp. 494 -- 497 , 2007 . S. Gao, D. Al-Khalili, N. Chabini, \"Optimized Realization of Large-Size Two's Complement Multipliers on FPGAs\", IEEE Northeast Workshop on Circuits and Systems, pp. 494--497, 2007."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.33"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723123","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723123"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":14,"alternative-id":["10.1145\/1723112.1723123","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723123","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}