{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:01Z","timestamp":1750307581426,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723124","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"59-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Bit-level optimization for high-level synthesis and FPGA-based acceleration"],"prefix":"10.1145","author":[{"given":"Jiyu","family":"Zhang","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"AutoESL Design Technologies, Los Angeles, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Sheng","family":"Zhou","sequence":"additional","affiliation":[{"name":"AutoESL Design Technologies, Los Angeles, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Mingxing","family":"Tan","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Xianhua","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University Of California, Los Angeles; UCLA-PKU Joint Research Institute in Science and Engineering, Los Angeles, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"http:\/\/www.xilinx.com.  http:\/\/www.xilinx.com."},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/www.llvm.org\/docs\/LangRef.html \"LLVM Language Reference Manual\".  http:\/\/www.llvm.org\/docs\/LangRef.html \"LLVM Language Reference Manual\"."},{"key":"e_1_3_2_1_3_1","volume-title":"Technical report","author":"Systems Reference Manual Cray Assembly","year":"2003","unstructured":"\" Cray Assembly Language (CAL) for Cray X1 Systems Reference Manual , version 1.2 \", Technical report , Cray Inc 2003 . \"Cray Assembly Language (CAL) for Cray X1 Systems Reference Manual, version 1.2\", Technical report, Cray Inc 2003."},{"key":"e_1_3_2_1_4_1","volume-title":"Open SystemC Initiative","author":"Standard SystemC\u00ae Language IEEE","year":"2006","unstructured":"\" IEEE Standard SystemC\u00ae Language Reference Manual\" , Open SystemC Initiative , IEEE Computer Society , 31 March 2006 . \"IEEE Standard SystemC\u00ae Language Reference Manual\", Open SystemC Initiative, IEEE Computer Society, 31 March 2006."},{"key":"e_1_3_2_1_5_1","volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec","author":"Aditya S.","year":"2008","unstructured":"S. Aditya and V. Kathail , \" Algorithmic Synthesis Using PICO \", in High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec : Springer Publishers , 2008 . S. Aditya and V. Kathail, \"Algorithmic Synthesis Using PICO\", in High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec: Springer Publishers, 2008."},{"key":"e_1_3_2_1_6_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho A. V.","year":"2006","unstructured":"A. V. Aho , M. S. Lam , R. Sethi , and J. D. Ullman , Compilers: Principles, Techniques, and Tools ( 2 nd Edition). Boston, MA , USA Addison-Wesley Longman Publishing Co. , Inc, 2006 . A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition). Boston, MA, USA Addison-Wesley Longman Publishing Co., Inc, 2006.","edition":"2"},{"key":"e_1_3_2_1_7_1","volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec","author":"Bollaert T.","year":"2008","unstructured":"T. Bollaert , \" Catapult Synthesis : A Practical Introduction to Iterative C Synthesis \", in High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec : Springer Publishers , 2008 . T. Bollaert, \"Catapult Synthesis: A Practical Introduction to Iterative C Synthesis\", in High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec: Springer Publishers, 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283880"},{"key":"e_1_3_2_1_9_1","volume-title":"DeHon","author":"Hauck S.","year":"2008","unstructured":"S. Hauck and A. DeHon , Reconfigurable Computing : The Theory and Practice of FPGA--Based Computation: Morgan Kaufmann\/Elsevier , 2008 . S. Hauck and A. DeHon, Reconfigurable Computing: The Theory and Practice of FPGA--Based Computation: Morgan Kaufmann\/Elsevier, 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.79"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580146"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70592-5_5"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_14_1","volume-title":"P. Coussy and A. Morawiec","author":"Meredith M.","year":"2008","unstructured":"M. Meredith , \"High-level System C Synthesis with Forte's Cynthesizer\" , in High-Level Synthesis: From Algorithm to Digital Circuit , Eds. P. Coussy and A. Morawiec : Springer Publishers , 2008 . M. Meredith, \"High-level SystemC Synthesis with Forte's Cynthesizer\", in High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec: Springer Publishers, 2008."},{"key":"e_1_3_2_1_15_1","volume-title":"Synthesis and Optimization of Digital Circuits: McGraw-Hill Higher Education","author":"Micheli G. D.","year":"1994","unstructured":"G. D. Micheli , Synthesis and Optimization of Digital Circuits: McGraw-Hill Higher Education , 1994 . G. D. Micheli, Synthesis and Optimization of Digital Circuits: McGraw-Hill Higher Education, 1994."},{"key":"e_1_3_2_1_16_1","volume-title":"Advanced Compiler Design and Implementation","author":"Muchnick S. S.","year":"1998","unstructured":"S. S. Muchnick , Advanced Compiler Design and Implementation . San Francisco, CA : Morgan Kaufmann Publishers , 1998 . S. S. Muchnick, Advanced Compiler Design and Implementation. San Francisco, CA: Morgan Kaufmann Publishers, 1998."},{"key":"e_1_3_2_1_17_1","volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec","author":"Zhang Z.","year":"2008","unstructured":"Z. Zhang , Y. Fan , W. Jiang , G. Han , C. Yang , and J. Cong , \" AutoPilot: A Platform-Based ESL Synthesis System \", in High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec : Springer Publishers , 2008 . Z. Zhang, Y. Fan, W. Jiang, G. Han, C. Yang, and J. Cong, \"AutoPilot: A Platform-Based ESL Synthesis System\", in High-Level Synthesis: From Algorithm to Digital Circuit, Eds. P. Coussy and A. Morawiec: Springer Publishers, 2008."}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723124","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723124"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":17,"alternative-id":["10.1145\/1723112.1723124","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723124","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}