{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:01Z","timestamp":1750307581279,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723135","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"125-134","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Server-side coprocessor updating for mobile devices with FPGAs"],"prefix":"10.1145","author":[{"given":"Chen","family":"Huang","sequence":"first","affiliation":[{"name":"Univ. of California, Riverside, Riverside, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Frank","family":"Vahid","sequence":"additional","affiliation":[{"name":"Univ. of California, Riverside, Riverside, CA, USA"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD http:\/\/www.amd.com  AMD http:\/\/www.amd.com"},{"key":"e_1_3_2_1_2_1","unstructured":"ARM RealView Development Suite 4.0 http:\/\/www.arm.com  ARM RealView Development Suite 4.0 http:\/\/www.arm.com"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016752"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391486"},{"volume":"200","journal-title":"Embedded Systems Journal","author":"CHATHA K.","key":"e_1_3_2_1_5_1"},{"volume-title":"2ndMcGraw-Hill Higher Education.","author":"CORMEN T. H.","key":"e_1_3_2_1_6_1"},{"volume-title":"DATE","year":"2007","author":"CUI J.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/647923.741212"},{"volume-title":"Design Automation for Embedded Systems","year":"1997","author":"ELES P.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996820"},{"volume-title":"DATE","year":"2002","author":"HAUBELT C.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795736"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cor.2005.10.004"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514007"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.67"},{"key":"e_1_3_2_1_19_1","unstructured":"Intel QuickAssist Technology http:\/\/www.intel.com\/technology\/platforms\/quickassist\/index.htm  Intel QuickAssist Technology http:\/\/www.intel.com\/technology\/platforms\/quickassist\/index.htm"},{"volume-title":"J. PACE: A Dynamic Programming Algorithm for Hardware\/Software Partitioning. In Proceedings of the 4th international Workshop on Hardware\/Software Co-Design","year":"1996","author":"KNUDSEN P. V.","key":"e_1_3_2_1_20_1"},{"volume-title":"Lecture Notes in Computer Science","year":"2000","author":"MCMILLAN S.","key":"e_1_3_2_1_21_1"},{"volume-title":"DATE","year":"2001","author":"NOGUERA J","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","unstructured":"SGI altix http:\/\/www.sgi.com\/products\/servers\/altix\/  SGI altix http:\/\/www.sgi.com\/products\/servers\/altix\/"},{"volume-title":"DATE","year":"1998","author":"SRINIVASAN V.","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","unstructured":"Tensilica www.tensilica.com  Tensilica www.tensilica.com"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/198174.198245"},{"key":"e_1_3_2_1_27_1","unstructured":"Xilinx PlanAhead. http:\/\/www.xilinx.com\/support\/training\/abstracts\/planahead.htm  Xilinx PlanAhead. http:\/\/www.xilinx.com\/support\/training\/abstracts\/planahead.htm"},{"key":"e_1_3_2_1_28_1","unstructured":"Xilinx Virtex-5 FPGAs http:\/\/www.xilinx.com  Xilinx Virtex-5 FPGAs http:\/\/www.xilinx.com"},{"key":"e_1_3_2_1_29_1","unstructured":"Japan Journal 200"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723135","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":29,"alternative-id":["10.1145\/1723112.1723135","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723135","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}